ACM Home Page
Please provide us with feedback. Feedback
On notions of information transfer in VLSI circuits
Full text PdfPdf (606 KB)
Source Annual ACM Symposium on Theory of Computing archive
Proceedings of the fifteenth annual ACM symposium on Theory of computing table of contents
Pages: 133 - 139  
Year of Publication: 1983
ISBN:0-89791-099-0
Authors
Sponsor
SIGACT: ACM Special Interest Group on Algorithms and Computation Theory
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 1,   Downloads (12 Months): 25,   Citation Count: 31
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/800061.808742
What is a DOI?

ABSTRACT

Several papers have recently dealt with techniques for proving area-time lower bounds for VLSI computation by “crossing sequence” methods. A number of natural questions are raised by these definitions. 1.Is the fooling set approach the most powerful way to get information-transfer-based lower bounds? We shall show it is not, and offer a candidate for the title “most powerful.” Of course, without a precise definition of “information transfer argument,” there could be other contenders. 2.Are the notions of the three papers cited equivalent? We shall exhibit certain inequivalences among the three notions, although open questions remain. However, we can resolve an open question of Papadimitriou and Sipser [PS] concerning the relationship between nondeterministic and deterministic communication complexity.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
Kedem, Z. M., "Optimal allocation of computational resources in VLSI," Proc. Twenty-Third Annual IEEE Symposium on Foundations of Computer Science, pp. 379-386, 1982.
2
3
 
4
Orlin, J., "Contentment in graph theory: covering graphs with cliques," Proc. Koninklijke Nederlandse Akademie van Wetenschappen, Amsterdam series A 80:5, pp. 406-424, 1977.
5
 
6
Savage, J. E., "Planar circuit complexity and the performance of VLSI algorithms," in Kung, Sproull, and Steele (eds.), VLSI Systems and Computations, Computer Science Press, Rockville, Md., 1981.
7
 
8
Vuillemin, J. E., "A combinatorial limit to the computing power of VLSI circuits," Proc. Twenty-First Annual IEEE Symposium on Foundations of Computer Science, pp. 294-300, 1980.
9
10

CITED BY  31

Collaborative Colleagues:
Alfred V. Aho: colleagues
Jeffrey D. Ullman: colleagues
Mihalis Yannakakis: colleagues