|
ABSTRACT
This paper describes the design goals, micro- architecture, and implementation of the microprogrammed processor for a compact high performance personal computer. This computer supports a range of high level language environments and high bandwidth I/O devices. Besides the processor, it has a cache, a memory map, main storage, and an instruction fetch unit; these are described in other papers. The processor can be shared among 16 microcoded tasks, performing microcode context switches on demand with essentially no overhead. Conditional branches are done without any lookahead or delay. Microinstructions are fairly tightly encoded, and use an interesting variant on control field sharing. The processor implements a large number of internal registers, hardware stacks, a cyclic shifter/masker, and an arithmetic/logic unit, together with external data paths for instruction fetching, memory interface, and I/O, in a compact, pipe-lined organization. The machine has a 50 ns microcycle, and can execute a simple macroinstruction in one cycle; the available I/O bandwidth is 640 Mbits/sec. The entire machine, including disk, display and network interfaces, is implemented with approximately 3000 MSI components, mostly ECL 10K; the processor is about 35% of this. In addition there are up to 4 storage modules, each with about 300 16K or 64K RAMS and 200 MSI components, for a total of 8 Mbytes. Several prototypes are currently running.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
Lampson, B.W., Clark, D.W. and Pier, K.A. The memory system of a high-performance personal computer. Xerox PARC, in preparation.
|
| |
2
|
Deutsch, L.P. Experience with a microprogrammed Interlisp system. IEEE Trans. ComputersC-28,10 (Oct 1979).
|
 |
3
|
|
 |
4
|
|
| |
5
|
Lampson, B.W., McDaniel, G. and Ornstein, S. An instruction fetch unit for a high-performance personal computer. Xerox PARC, in preparation.
|
| |
6
|
Mitchell, J.G., Maybury, W. and Sweet, R. Mesa Language Manual, Technical Report CSL-79-3, Xerox PARC, 1979.
|
| |
7
|
Teitelman, W. Interlisp Reference Manual, Xerox PARC, 1979.
|
| |
8
|
Thacker, C.P. et al. Alto: A personal computer. Computer Structures: Readings and Examples, Sieworek, Bell and Newell, eds., McGraw-Hill, 1980.
|
| |
9
|
|
CITED BY 22
|
|
Marianne Winslett Wilkins , Richard Berlin , Thomas Payne , Gio Wiederhold, Relational and entity-relationship model databases and specialized design files in VLSI design, Proceedings of the 22nd ACM/IEEE conference on Design automation, p.410-416, June 1985, Las Vegas, Nevada, United States
|
|
|
|
|
|
Richard R. Burton , L. M. Masinter , Daniel G. Bobrow , Willie Sue Haugeland , Ronald M. Kaplan , B. A. Sheil, Overview and status of DoradoLisp, Proceedings of the 1980 ACM conference on LISP and functional programming, p.243-247, August 25-27, 1980, Stanford University, California, United States
|
|
|
|
|
|
|
|
|
R. Atkinson , A. Demers , C. Hauser , C. Jacobi , P. Kessler , M. Weiser, Experiences creating a portable cedar, ACM SIGPLAN Notices, v.24 n.7, p.322-329, July 1989
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Frank Zdybel , Norton R. Greenfeld , Martin D. Yonke , Jeff Gibbons, An information presentation system, Proceedings of the 7th international joint conference on Artificial intelligence, p.978-984, August 24-28, 1981, Vancouver, BC, Canada
|
|