ACM Home Page
Please provide us with feedback. Feedback
A processor for a high-performance personal computer
Full text PdfPdf (1.24 MB)
Source International Symposium on Computer Architecture archive
Proceedings of the 7th annual symposium on Computer Architecture table of contents
La Baule, United States
Pages: 146 - 160  
Year of Publication: 1980
Authors
Sponsors
IEEE-CS : Computer Society
SIGARCH: ACM Special Interest Group on Computer Architecture
AFCET : Assoc Francaise des Sciences
INRIA : Institut Natl de Recherche en Info et en Automatique
SEE : Société des Electriciens et des Electroniciens
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 9,   Downloads (12 Months): 27,   Citation Count: 22
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/800053.801920
What is a DOI?

ABSTRACT

This paper describes the design goals, micro- architecture, and implementation of the microprogrammed processor for a compact high performance personal computer. This computer supports a range of high level language environments and high bandwidth I/O devices. Besides the processor, it has a cache, a memory map, main storage, and an instruction fetch unit; these are described in other papers. The processor can be shared among 16 microcoded tasks, performing microcode context switches on demand with essentially no overhead. Conditional branches are done without any lookahead or delay. Microinstructions are fairly tightly encoded, and use an interesting variant on control field sharing. The processor implements a large number of internal registers, hardware stacks, a cyclic shifter/masker, and an arithmetic/logic unit, together with external data paths for instruction fetching, memory interface, and I/O, in a compact, pipe-lined organization. The machine has a 50 ns microcycle, and can execute a simple macroinstruction in one cycle; the available I/O bandwidth is 640 Mbits/sec. The entire machine, including disk, display and network interfaces, is implemented with approximately 3000 MSI components, mostly ECL 10K; the processor is about 35% of this. In addition there are up to 4 storage modules, each with about 300 16K or 64K RAMS and 200 MSI components, for a total of 8 Mbytes. Several prototypes are currently running.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
Lampson, B.W., Clark, D.W. and Pier, K.A. The memory system of a high-performance personal computer. Xerox PARC, in preparation.
 
2
Deutsch, L.P. Experience with a microprogrammed Interlisp system. IEEE Trans. ComputersC-28,10 (Oct 1979).
3
4
 
5
Lampson, B.W., McDaniel, G. and Ornstein, S. An instruction fetch unit for a high-performance personal computer. Xerox PARC, in preparation.
 
6
Mitchell, J.G., Maybury, W. and Sweet, R. Mesa Language Manual, Technical Report CSL-79-3, Xerox PARC, 1979.
 
7
Teitelman, W. Interlisp Reference Manual, Xerox PARC, 1979.
 
8
Thacker, C.P. et al. Alto: A personal computer. Computer Structures: Readings and Examples, Sieworek, Bell and Newell, eds., McGraw-Hill, 1980.
 
9

CITED BY  22

Collaborative Colleagues:
Butler W. Lampson: colleagues
Kenneth A. Pier: colleagues