RISC assessment: A high-level language experiment

ABSTRACT

We present the result of an informal experiment comparing the performance of one Reduced Instruction Set Computer, RISC I, to five traditional computers, VAX-11/780, PDP-11/70, BBN C/70, MC68000, and Z8000, in a high-level language environment. Measuring either absolute performance or the penalty for using high-level languages, the best computer is RISC I.

REFERENCES

• 1: David A. Patterson , David R. Ditzel, The case for the reduced instruction set computer, ACM SIGARCH Computer Architecture News, v.8 n.6, p.25-33, October 1980 [doi>10.1145/641914.641917]
• 2: George Radin, The 801 minicomputer, Proceedings of the first international symposium on Architectural support for programming languages and operating systems, p.39-47, March 01-03, 1982, Palo Alto, California, United States
• 3: David A. Patterson , Carlo H. Sequin, RISC I: A Reduced Instruction Set VLSI Computer, Proceedings of the 8th annual symposium on Computer Architecture, p.443-457, May 12-14, 1981, Minneapolis, Minnesota, United States
• 4: Strecker, W.D., "VAX-11/780: A Virtual Address Extension to the DEC PDP-11 Family," Proc. NCC, pp. 967-980 (June 1978).
• 5: Lattin, W.W., Bayliss, J.A., Budde, D.L., Colley, S.R., Cox, G.W., Goodman, A.L., Rattner, J.R., Richardson, W.S., and Swanson, R.C., "A 32b VLSI Micromainframe Computer System," Proc. IEEE International Solid-State Circuits Conference, pp. 110-111 (February, 1981).
• 6: Douglas W. Clark , William D. Strecker, Comments on "the case for the reduced instruction set computer," by Patterson and Ditzel, ACM SIGARCH Computer Architecture News, v.8 n.6, p.34-38, October 1980 [doi>10.1145/641914.641918]
• 7: Peter J. Denning, ACM president's letter: computer architecture: some old ideas that haven't quite made it yet, Communications of the ACM, v.24 n.9, p.553-554, Sept. 1981 [doi>10.1145/358746.358747]
• 8: Taylor, A., "Can Simpler Computers Also Be Better?," Computer WorldXV(27) p. 33 (July 6, 1981).
• 9: Bernhard, R., "More Hardware Means Less Software," IEEE Spectrum18(12) pp. 30-37 (December 1981).
• 10: Fitzpatrick, D.T., Foderaro, J.K., Katevenis, M.G.H., Landman, H.A., Patterson, D.A., Peek, J.B., and Peshkess, Z., "VLSI Implementations of a Reduced Instruction Set Computer," Proc. CMU Conference on VLSI Systems and Computations, pp. 327-336 (October 19-21, 1981).
• 11: Fitzpatrick, D.T., Foderaro, J.K., Katevenis, M.G.H., Landman, H.A., Patterson, D.A., Peek, J.B., Peshkess, Z., S&eactue;quin, C.H., Sherburne, R.W., and Van Dyke, K.S., "A RISCy Approach to VLSI," VLSI DesignII(4) pp. 14-20 (Fourth Quarter (October, 1981)).
• 12: Stritter, E. and Gunter, T., "A Microprocessor for a Changing World: The Motorola 68000," Computer12(2) pp. 43-52 (February 1979).
• 13: Peuto, B.L., "Architecture of a New Microprocessor," Computer12(2) pp. 10-21 (February 1979).
• 14: Clark, D.W., Lampson, B.W., and Pier, K.A., "The Memory System of a High-Performance Personal Computer," IEEE Transactions on ComputersC-30(10) pp. 715-733 (October 1981).
• 15: David R. Ditzel , David A. Patterson, Retrospective on high-level language computer architecture, Proceedings of the 7th annual symposium on Computer Architecture, p.97-104, May 06-08, 1980, La Baule, United States [doi>10.1145/800053.801914]
• 16: Fuller, S.H. and Burr, W.E., "Measurement of Evaluation of Alternative Computer Architectures," Computer, pp. 24-35 (Oct. 1977).
• 17: Burr, W.E., Coleman, A.H., and Smith, W.R., "Overview of the Military Computer Family Architecture Selection," AFIPS Proceedings Cont. NCC, pp. 131-137 (1977).
• 18: Grappel, R.G. and Hemmengway, J.E., "A Tale of Four Microprocessors: Benchmarks Quantify Performance," Electronic Design News, pp. 179-265 (April 1, 1981).
• 19: Piepho, R.S., "Comparative Evaluation of the RISC I Architecture via the Computer Family Architecture Benchmarks," M.S. Project Report, U.C. Berkeley, (August 26, 1981).
• 20: Åmund Lunde, Empirical evaluation of some features of instruction set processor architectures, Communications of the ACM, v.20 n.3, p.143-153, March 1977 [doi>10.1145/359436.359442]
• 21: Wichmann, B.A., "Ackermann's Function: A Study in the Efficiency of Calling Procedures," BIT16(1) pp. 103-110 (1976).
• 22: Baskett, F., Private Communication. November 1981.
• 23: S. C. Johnson, A portable compiler: theory and practice, Proceedings of the 5th ACM SIGACT-SIGPLAN symposium on Principles of programming languages, p.97-104, January 23-25, 1978, Tucson, Arizona [doi>10.1145/512760.512771]
• 24: Wulf, W.A., "Compilers and Computer Architecture," Computer14(7) pp. 41-48 (July 1981).
• 25: Alexander, W.C. and Wortman, D.B., "Static and Dynamic characteristics of XPL Programs," Computer8 (11) pp. 41-46 (November 1975).
• 26: Ditzel, D.R., "Program Measurements on a High-Level Language Computer," Computer13(8) pp. 62-72 (August 1980).
• 27: Lavi, Y., Kaminer, A., Manachem, A., and Bash, S., "16-bit microprocessor enters virtual memory domain," Electronics, pp. 123-129 (April 24, 1980).
• 28: Hennessy, J., Jouppi, N., Baskett, F., Strong, A., Gross, T., Rowen, C., and Gill, J., "The MIPS Machine," Proc. Compcon, (February 1982).
• 29: Tamir, Y., "Simulation and Performance Evaluation of the RISC Architecture," Electronics Research Laboratory Memorandum No. UCB/ERL M81/17, University of California, Berkeley, Cal. (March 1981).

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.0 GENERAL
      Subjects: Instruction set design (e.g., RISC, CISC, VLIW)

Additional Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.2 Performance Analysis and Design Aids

General Terms:
Design, Experimentation, Performance