A Model for the Coanalysis of Hardware and Software Architectures

ABSTRACT

Successful multiprocessor system design for complex real-time embedded applications requires powerful and comprehensive, yet cost-effective, productive, and maintain able modeling. The multi-disciplinary, VHDL-based modeling library developed by the Honeywell Technology Center places heavy emphasis on multiprocessing and distributed communications. These models focus on detailed hardware performance analysis along with multiple abstraction levels for software representation and evaluation. This paper will detail the processor model which provides the key element for the coanalysis of hardware and software system architectures.

REFERENCES

• 1: [1] Rose, F., T. Steeves, and T. Carpenter, "VHDL Performance Models," Proceedings 1st Annual RASSP Coference, pp. 60-70, Arlington, VA, August, 1994.
• 2: [2] Steeves, T., F. Rose, T. Carpenter, J. Shackleton, O. von der Hoff, "Evaluating Distributed Multiprocessor Designs," Proceedings 2nd Annual RASSP Conference, pp. 95-102, Arlington, VA, July, 1995.
• 3: [3] Richards, M., "The RASSP Program: Overview and Accomplishments," Proceedings 1st Annual RASSP Conference, pp 1-8, Arlington, VA, August, 1994.
• 4: [4] Hein, C., et al, "RASSP VHDL Modeling Terminology and Taxonomy - Revision 1.0," Proceedings 2nd Annual RASSP Conference. pp. 273-281, Arlington, VA, July, 1995.
• 5: [5] Honeywell Technology Center, VHDL Performance Modeling Interoperability Guideline, Version 1.6, November, 1995.
• 6: [6] Smith, C. U., R. R. Gross, "Technology Transfer between VLSI Design and Software Engineering: CAD Tools and Design Methodologies," Proceedings of the IEEE, Vol. 74, No. 6, June 1986, pp. 875-885.
• 7: [7] Franke, D. W., M. K. Purvis, "An Overview of Hardware/Software Codesign," International Symposium on Circuits & Systems, May 1992, pp. 2665-2668.
• 8: Sanjaya Kumar, The Codesign of Embedded Systems: A Unified Hardware/Software Representation, Kluwer Academic Publishers, Norwell, MA, 1995
• 9: G Estrin , R S Fenchel , R R Razouk , M K Vernon, SARA (system architects apprentice): modeling, analysis, and simulation support for design of concurrent systems, IEEE Transactions on Software Engineering, v.12 n.2, p.293-311, Feb. 1986
• 10: [10] Scientific Engineering Software, Inc. SES/ Workbench User's Guide, Austin, Texas, April 1989.
• 11: Connie U. Smith , Geoffrey A. Frank , John L. Cuadrado, An architecture design and assessment system for software/hardware codesign, Proceedings of the 22nd ACM/IEEE conference on Design automation, p.417-424, June 1985, Las Vegas, Nevada, United States [doi>10.1145/317825.317921]
• 12: [12] Srivastava, M. B., R. W. Broderson. "Rapid-Prototyping of Hardware and Software in a Unified Framework", Proceedings of the International Conference on Computer-Aided Design, 1991, pp. 152-155.
• 13: Asawaree Kalavade , Edward A. Lee, A Hardware-Software Codesign Methodology for DSP Applications, IEEE Design & Test, v.10 n.3, p.16-28, July 1993 [doi>10.1109/54.232469]
• 14: Rajesh K. Gupta , Giovanni De Micheli, Hardware-Software Cosynthesis for Digital Systems, IEEE Design & Test, v.10 n.3, p.29-41, July 1993 [doi>10.1109/54.232470]
• 15: Rolf Ernst , Jorg Henkel , Thomas Benner, Hardware-Software Cosynthesis for Microcontrollers, IEEE Design & Test, v.10 n.4, p.64-75, October 1993 [doi>10.1109/54.245964]
• 16: [16] Barros, E., W. Rosenstiel, "A Method for Hardware/Software Partitioning," Proceedings Compeuro, IEEE CS Press, 1992.
• 17: Asawaree Kalavade , Edward A. Lee, A global criticality/local phase driven algorithm for the constrained hardware/software partitioning problem, Proceedings of the 3rd international workshop on Hardware/software co-design, September 22-24, 1994, Grenoble, France
• 18: [18] Aylor, J. H., R. Waxman, B. W. Johnson, R. D. Williams, "The Integration of Performance and Functional Modeling in VHDL" in Performance and Fault Modeling with VHDL, J. Schoen, ed., Prentice-Hall, Englewood Cliffs, N. J., 1992.
• 19: [19] IEEE Standard VHDL Language Reference Mand, IEEE Std 1076-1993, IEEE Customer Service, 445 Hoes Lane, PO Box 1331, Piscataway, New Jersey 08855-1331.
• 20: [20] Pridmore, J., and W. Schaming, "'RASSP Methodology Overview," Proceedings 1st Annual RASSP Conference, pp. 71-85, Arlington, VA, August, 1994.
• 21: [21] Carpenter, T., and C. Miller, "Modeling Human Factors with VHDL," Proceedings Fall 1993 VHDL International Users Forum, pp. 65-75, San Jose, CA, October, 1993.
• 22: [22] Meyassed, M., R. McGraw, J. Aylor, R. Klenke, R. Williams, F. Rose, and J. Shackleton,"A Framework for the Development of Hybrid Models," Proceedings 2nd Annuul RASSP Conference, pp. 147-154, Arlington, VA, July, 1995.
• 23: [23] Zuerndorfer, B., and G. Shaw, "SAR Processing for RASSP Application", Proceedings 1st Annual RASSP Conference, pp. 253-268, Arlington VA, August, 1994.
• 24: [24] Hein, C., and D. Nasoff, "VHDL-based Performance Modeling and Virtual Prototyping", Proceedings 2nd Annual RASSP Conference, pp. 87-94, Arlington, VA, July, 1995.

INDEX TERMS

Keywords:
VHDL, performance modeling, hardware/software codesign, RASSP