|
ABSTRACT
Dynamic Thermal Management (DTM) techniques have been proposed to save on thermal packaging and cooling costs for general-purpose processors. However, when invoked, these techniques result in a significant performance degradation. This paper concerns performance-effective DTM for multimedia applications. We make two contributions: (1) Current DTM algorithms are reactive in nature. We propose a predictive DTM algorithm targeted at multimedia applications, which allows the efficient use of response mechanisms that have high invocation overhead. We find that for our applications, our predictive algorithm performs significantly better than existing reactive DTM algorithms. (2) We evaluate the effectiveness of different DTM response mechanisms. Specifically, we demonstrate the importance of tailoring DTM response mechanisms to the thermal "hot-spots" on the chip and the current thermal limit, and show that a predictive combination of architecture adaptation and dynamic voltage scaling (DVS) performs the best across a broad range of applications and thermal limits.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
In International Technology Roadmap for Semiconductors, http://public.itrs.net/, 2002.
|
 |
2
|
|
| |
3
|
|
| |
4
|
H.-H. Chu and K. Nahrstedt. CPU Service Classes for Multimedia Applications. In Proceedings of IEEE Multimedia Computing and Systems, 1999.
|
| |
5
|
J. Deeney. Thermal modeling and measurement of large high power silicon devices with asymmertic power distribution. In International Symposium on Microelectronics, 2002.
|
| |
6
|
Steve Dropsho , Alper Buyuktosunoglu , Rajeev Balasubramonian , David H. Albonesi , Sandhya Dwarkadas , Greg Semeraro , Grigorios Magklis , Michael L. Scott, Integrating Adaptive On-Chip Storage Structures for Reduced Dynamic Power, Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques, p.141, September 22-25, 2002
|
| |
7
|
S. H. Gunther et al. Managing the impact of increasing microprocessor power consumption. In Intel Technology Journal, 1st Quarter, 2001.
|
| |
8
|
T. R. Halfhill. Transmeta Breaks x86 Low-Power Barrier. Microprocessor Report, February 2000.
|
 |
9
|
Michael Huang , Jose Renau , Seung-Moon Yoo , Josep Torrellas, A framework for dynamic energy efficiency and temperature management, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.202-213, December 2000, Monterey, California, United States
[doi> 10.1145/360128.360149]
|
 |
10
|
Christopher J. Hughes , Praful Kaul , Sarita V. Adve , Rohit Jain , Chanik Park , Jayanth Srinivasan, Variability in the execution of multimedia applications and implications for architecture, Proceedings of the 28th annual international symposium on Computer architecture, p.254-265, June 30-July 04, 2001, Göteborg, Sweden
|
| |
11
|
|
| |
12
|
|
| |
13
|
Intel XScale Microarchitecture. http://developer.intel.com/design/intelxscale/benchmarks.htm.
|
| |
14
|
|
| |
15
|
|
| |
16
|
K. Skadron et al. HotSpot: Techniques for Modeling Thermal Effects at the Processor-Architecture Level. In THERMINICS, 2002.
|
CITED BY 35
|
|
Kevin Skadron , Mircea R. Stan , Karthik Sankaranarayanan , Wei Huang , Sivakumar Velusamy , David Tarjan, Temperature-aware microarchitecture: Modeling and implementation, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.1, p.94-125, March 2004
|
|
|
|
|
|
Li Shang , Li-Shiuan Peh , Amit Kumar , Niraj K. Jha, Thermal Modeling, Characterization and Management of On-Chip Networks, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.67-78, December 04-08, 2004, Portland, Oregon
|
|
|
Ravishankar Rao , Sarma Vrudhula , Chaitali Chakrabarti , Naehyuck Chang, An optimal analytical solution for processor speed control with thermal constraints, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany
|
|
|
A. Chakraborty , K. Duraisami , A. Sathanur , P. Sithambaram , L. Benini , A. Macii , E. Macii , M. Poncino, Dynamic thermal clock skew compensation using tunable delay buffers, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany
|
|
|
|
|
|
|
|
|
Ayse K. Coskun , Tajana Simunic Rosing , Yusuf Leblebici , Giovanni De Micheli, A simulation methodology for reliability analysis in multi-core SoCs, Proceedings of the 16th ACM Great Lakes symposium on VLSI, April 30-May 01, 2006, Philadelphia, PA, USA
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Srinivasan Murali , Almir Mutapcic , David Atienza , Rajesh Gupta , Stephen Boyd , Luca Benini , Giovanni De Micheli, Temperature control of high-performance multi-core platforms using convex optimization, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Srinivasan Murali , Almir Mutapcic , David Atienza , Rajesh Gupta , Stephen Boyd , Giovanni De Micheli, Temperature-aware processor frequency assignment for MPSoCs using convex optimization, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria
|
|
|
A. Chakraborty , K. Duraisami , A. Sathanur , P. Sithambaram , A. Macii , E. Macii , M. Poncino, Implementation of a thermal management unit for canceling temperature-dependent clock skew variations, Integration, the VLSI Journal, v.41 n.1, p.2-8, January, 2008
|
|
|
David Atienza , Pablo G. Del Valle , Giacomo Paci , Francesco Poletti , Luca Benini , Giovanni De Micheli , Jose M. Mendias , Roman Hermida, HW-SW emulation framework for temperature-aware design in MPSoCs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.3, p.1-26, August 2007
|
|
|
|
|
|
Ashutosh Chakraborty , Karthik Duraisami , Ashoka Sathanur , Prassanna Sithambaram , Luca Benini , Alberto Macii , Enrico Macii , Massimo Poncino, Dynamic thermal clock skew compensation using tunable delay buffers, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.6, p.639-649, June 2008
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Almir Mutapcic , Stephen Boyd , Srinivasan Murali , David Atienza , Giovanni De Micheli , Rajesh Gupta, Processor speed control with thermal constraints, IEEE Transactions on Circuits and Systems Part I: Regular Papers, v.56 n.9, p.1994-2008, September 2009
|
|