Programming the FlexRAM parallel intelligent memory system

ABSTRACT

In an intelligent memory architecture, the main memory of a computer is enhanced with many simple processors. The result is a highly-parallel, heterogeneous machine that is able to exploit computation in the main memory. While several instantiations of this architecture have been proposed, the question of how to effectively program them with little effort has remained a major challenge.In this paper, we show how to effectively hand-program an intelligent memory architecture at a high level and with very modest effort. We use FlexRAM as a prototype architecture. To program it, we propose a family of high-level compiler directives inspired by OpenMP called CFlex. Such directives enable the processors in memory to execute the program in cooperation with the main processor. In addition, we propose libraries of highly-optimized functions called Intelligent Memory Operations (IMOs). These functions program the processors in memory through CFlex, but make them completely transparent to the programmer. Simulation results show that, with CFlex and IMOs, a server with 64 simple processors in memory runs on average 10 times faster than a conventional server. Moreover, a set of conventional programs with 240 lines on average are transformed into CFlex parallel form with only 7 CFlex directives and 2 additional statements on average.

REFERENCES

• 1: R. Barrett, M. Berry, T. Chan, J. Demmel, J. Donato, J. Dongarra, V. Eijkhout, R. Pozo, C. Romine, and H. van~der Vorst. Templates for the Solution of Linear Systems: Building Blocks for Iterative Methods. SIAM Press, 1994.
• 2: J. Chame, J. Shin, and M. Hall. Code Transformations for Exploiting Bandwidth in PIM-Based Systems. In Solving the Memory Wall Problem Workshop, June 2000.
• 3: K. Diefendorff. Power4 Focuses on Memory Bandwith. Microprocessor Report, 13(13), October 1999.
• 4: Caxton C. Foster, Content Addressable Parallel Processors, John Wiley & Sons, Inc., New York, NY, 1976
• 5: B. Fraguela, J. Renau, P. Feautrier, D. Padua, and J. Torrellas. CFlex: A Programming Language for the FlexRAM Intelligent Memory Architecture. Technical Report UIUCDCS-R-2002-2287, Department of Computer Science, University of Illinois at Urbana-Champaign, July 2002.
• 6: Mary Hall , Peter Kogge , Jeff Koller , Pedro Diniz , Jacqueline Chame , Jeff Draper , Jeff LaCoss , John Granacki , Jay Brockman , Apoorv Srivastava , William Athas , Vincent Freeh , Jaewook Shin , Joonseok Park, Mapping irregular applications to DIVA, a PIM-based data-intensive architecture, Proceedings of the 1999 ACM/IEEE conference on Supercomputing (CDROM), p.57-es, November 14-19, 1999, Portland, Oregon, United States [doi>10.1145/331532.331589]
• 7: Mary W. Hall , Craig S. Steele, Memory Management in a PIM-Based Architecture, Revised Papers from the Second International Workshop on Intelligent Memory Systems, p.104-121, November 12, 2000
• 8: High Performance Fortran Forum. High Performance Fortran Language Specification, Version 2.0. 1997.
• 9: Subnamanian S. Iyer , Howard L. Kalter, Embedded DRAM technology opportunities and challenges, IEEE Spectrum, v.36 n.4, p.56-64, April 1999 [doi>10.1109/6.755442]
• 10: FlexRAM: Toward an Advanced Intelligent Memory System, Proceedings of the 1999 IEEE International Conference on Computer Design, p.192, October 10-13, 1999
• 11: P. M. Kogge , S. C. Bass , J. B. Brockman , D. Z. Chen , E. Sha, Pursuing a Petaflop: Point Designs for 100 TF Computers Using PIM Technologies, Proceedings of the 6th Symposium on the Frontiers of Massively Parallel Computation, p.88, March 27-31, 1996
• 12: Christoforos E. Kozyrakis , Stylianos Perissakis , David Patterson , Thomas Anderson , Krste Asanovic , Neal Cardwell , Richard Fromm , Jason Golbus , Benjamin Gribstad , Kimberly Keeton , Randi Thomas , Noah Treuhaft , Katherine Yelick, Scalable Processors in the Billion-Transistor Era: IRAM, Computer, v.30 n.9, p.75-78, September 1997 [doi>10.1109/2.612252]
• 13: Ken Mai , Tim Paaske , Nuwan Jayasena , Ron Ho , William J. Dally , Mark Horowitz, Smart Memories: a modular reconfigurable architecture, Proceedings of the 27th annual international symposium on Computer architecture, p.161-171, June 2000, Vancouver, British Columbia, Canada
• 14: OpenMP Architecture Review~Board. OpenMP C and C++ Application Program Interface Version 2.0. March 2002.
• 15: Mark Oskin , Frederic T. Chong , Timothy Sherwood, Active pages: a computation model for intelligent memory, Proceedings of the 25th annual international symposium on Computer architecture, p.192-203, June 27-July 02, 1998, Barcelona, Spain
• 16: Anne Rogers , Martin C. Carlisle , John H. Reppy , Laurie J. Hendren, Supporting dynamic data structures on distributed-memory machines, ACM Transactions on Programming Languages and Systems (TOPLAS), v.17 n.2, p.233-263, March 1995 [doi>10.1145/201059.201065]
• 17: Yan Solihin , Jaejin Lee , Josep Torrellas, Automatic Code Mapping on an Intelligent Memory Architecture, IEEE Transactions on Computers, v.50 n.11, p.1248-1266, November 2001 [doi>10.1109/12.966498]
• 18: A. A. Stepanov and M. Lee. The Standard Template Library. Technical Report X3J16/94-0095, WG21/N0482, ISO Programming Language C++ Project, May 1994.
• 19: Thomas L. Sterling, The Gilgamesh MIND Processor-in-Memory Architecture for Petaflops-Scale Computing, Proceedings of the 4th International Symposium on High Performance Computing, p.1-5, May 15-17, 2002
• 20: Elliot Waingold , Michael Taylor , Devabhaktuni Srikrishna , Vivek Sarkar , Walter Lee , Victor Lee , Jang Kim , Matthew Frank , Peter Finch , Rajeev Barua , Jonathan Babb , Saman Amarasinghe , Anant Agarwal, Baring It All to Software: Raw Machines, Computer, v.30 n.9, p.86-93, September 1997 [doi>10.1109/2.612254]
• 21: Robert P. Wilson , Robert S. French , Christopher S. Wilson , Saman P. Amarasinghe , Jennifer M. Anderson , Steve W. K. Tjiang , Shih-Wei Liao , Chau-Wen Tseng , Mary W. Hall , Monica S. Lam , John L. Hennessy, SUIF: an infrastructure for research on parallelizing and optimizing compilers, ACM SIGPLAN Notices, v.29 n.12, p.31-37, Dec. 1994 [doi>10.1145/193209.193217]
• 22: S. Yoo, J. Renau, M. Huang, and J. Torrellas. FlexRAM Architecture Design Parameters. Technical Report CSRD-1584, Department of Computer Science, University of Illinois at Urbana Champaign, October 2000. http://iacoma.cs.uiuc.edu/papers.html.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.4 Parallel Architectures

Additional Classification:
  D. Software
  D.1 PROGRAMMING TECHNIQUES
      D.1.3 Concurrent Programming
  D.3 PROGRAMMING LANGUAGES
      D.3.3 Language Constructs and Features

General Terms:
Languages

Keywords:
compiler directives, intelligent memory architecture, parallel languages, programming heterogeneous computers