|
ABSTRACT
The increasing application space of interconnection networks now encompasses several applications, such as packet routing and I/O interconnect, where the throughput of a routing algorithm, not just its locality, becomes an important performance metric. We show that the problem of designing oblivious routing algorithms that have high worst-case or average-case throughput can be cast as a linear program. Globally optimal solutions to these optimization problems can be efficiently found, yielding provably good oblivious routing algorithms. Applying these techniques to k-ary 2-cube (tori) networks shows that previous routing algorithms sacrifice too much locality to achieve optimal worst-case throughput. This motivates the development of two new algorithms, IVAL and 2TURN, which improve locality to within 0.3% of optimal for an 8-ary 2-cube. Both algorithms have simple, deadlock-free implementations. Expanding the analysis of tori to average-case throughput reveals that there is a weak tradeoff between average-case and worst-case throughput. Specifically, both the IVAL and 2TURN algorithms developed for the worst-case also have good average-case throughput.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
W. J. Dally, P. P. Carvey, and L. R. Dennison, "The Avici terabit switch/router," in Conference Record of Hot Interconnects 6, August 1998, pp. 41--50.
|
| |
2
|
InfiniBand Trade Association, "InfiniBand architecture specification," http://www.infinibandta.org.
|
 |
3
|
|
 |
4
|
|
 |
5
|
Matthew Andrews , Baruch Awerbuch , Antonio Fernández , Tom Leighton , Zhiyong Liu , Jon Kleinberg, Universal-stability results and performance bounds for greedy contention-resolution protocols, Journal of the ACM (JACM), v.48 n.1, p.39-69, Jan. 2001
[doi> 10.1145/363647.363677]
|
| |
6
|
|
| |
7
|
Ravindra K. Ahuja , Thomas L. Magnanti , James B. Orlin, Network flows: theory, algorithms, and applications, Prentice-Hall, Inc., Upper Saddle River, NJ, 1993
|
| |
8
|
|
| |
9
|
|
| |
10
|
D. P. Bertsekas, Nonlinear Programming, Athena Scientific, Belmont, MA, second edition, 1999.
|
 |
11
|
|
| |
12
|
H. Kuhn, "The Hungarian method for the assignment problem," Naval Res. Logist. Q., vol. 2, pp. 83--97, 1955.
|
| |
13
|
M. Beck and D. Pixton, "The Ehrhart polynomial of the Birkhoff polytope," to appear in Discrete Comp. Geom., arXiv:math.CO/0202267.
|
| |
14
|
ILOG, Mountain View, CA, CPLEX 7.5 User's Manual, http://www.ilog.com.
|
| |
15
|
|
 |
16
|
|
| |
17
|
W. A. Aiello, F. T. Leighton, B. M. Maggs, and M. Newman, "Fast algorithms for bit-serial routing on a hypercube," Mathematical Systems Theory, vol. 24, no. 4, pp. 253--271, 1991.
|
 |
18
|
Arjun Singh , William J. Dally , Brian Towles , Amit K. Gupta, Locality-preserving randomized oblivious routing on torus networks, Proceedings of the fourteenth annual ACM symposium on Parallel algorithms and architectures, August 10-13, 2002, Winnipeg, Manitoba, Canada
[doi> 10.1145/564870.564873]
|
 |
19
|
|
| |
20
|
|
 |
21
|
|
 |
22
|
|
| |
23
|
L. Fratta, M. Gerla, and L. Kleinrock, "The flow deviation method --- an approach to the store-and-forward communication network design," Networks, vol. 3, pp. 97--133, 1973.
|
| |
24
|
F. Ros Peran, Routing to minimize the maximum congestion in a communication network, Ph.D. thesis, MIT, 1978.
|
 |
25
|
|
| |
26
|
|
| |
27
|
B. Awerbuch, Y. Azar, and S. A. Plotkin, "Throughput-competitive on-line routing," in Proc. of IEEE Symposium on Foundations of Computer Science, Palo Alto, CA, Nov. 1993, pp. 32--40.
|
| |
28
|
|
| |
29
|
|
| |
30
|
|
| |
31
|
|
| |
32
|
G. Birkhoff, "Tres observaciones sobre el algebra lineal," Univ. Nac. Tucumán Rev. Ser. A, vol. 5, pp. 147--151, 1946.
|
CITED BY 5
|
|
|
|
|
Srinivasan Murali , David Atienza , Paolo Meloni , Salvatore Carta , Luca Benini , Giovanni De Micheli , Luigi Raffo, Synthesis of predictable networks-on-chip-based interconnect architectures for chip multiprocessors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.8, p.869-880, August 2007
|
|
|
|
|
|
|
|
|
|
|