Architectural selection of A/D converters

ABSTRACT

A method for the architectural selection of analog to digital (A/D) converters based on a generic figure of merit is described. First a figure of merit for the power consumption is introduced. This figure of merit includes both target specifications and technology data and has five generic parameters. The values of these generic parameters can be estimated by analyzing the different converter structures or by means of a fitting procedure using data from published designs. It is shown that the generic parameters have different values for different types of converters. Therefore the trade-off between speed, resolution, power dissipation and technology parameters depends on the type of converter. It is shown that the calculated figures of merit of the published designs, together with the calculated global trade-off comprise a surface in the (5 dimensional) design space. This surface makes it possible to accurately predict the power consumption and select the best converter solution for a certain target application. This can then serve as a first step in data converter synthesis or as a power estimator during high-level system design exploration.

REFERENCES

• 1: J. Candy and G. C. Temes. Oversampling methods for A/D and D/A conversion. In Oversampling Δ Σ converters, pages 1--25. IEEE Press, 1992.
• 2: H.-S. Chen, K. Bacrania, and B.-S. Song. A 14b 20 MSample/s CMOS Pipelined ADC. In Proceedings of IEEE International Solid-State Circuit Conference, 2000. Session MP 2.7.
• 3: K. Francken , P. Vancorenland , G. Gielen, DAISY: a simulation-based high-level synthesis tool for ΔΣ modulators, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 4: Y. Geerts, A. Marques, M. Steyaert, and W. Sansen. A 3.3-V, 15-bit, Delta-Sigma ADC with a signal bandwith of 1.1 MHz for ADSL applications. IEEE Journal Solid-State Circuits, 34(7):927--936, 1999.
• 5: J. Goes, J. C. Vital, and J. E. Franca. Systematic design for optimization of high-speed self-calibrated pipelined a/d converters. IEEE Trans. Circuits and Systems II, 45:1513--1526, december 1998.
• 6: P. Kinget and M. Steyaert. Impact of transistor mismatch on the speed-accuracy-power tradeoff of analog cmos circuits. In Proc. Custom Integrated Circuits Conference, pages 333--336, May 1996.
• 7: E. Lauwers , G. Gielen, A power estimation model for high-speed CMOS A/D converters, Proceedings of the conference on Design, automation and test in Europe, p.85-es, January 1999, Munich, Germany [doi>10.1145/307418.307532]
• 8: F. Leyn, E. Lauwers, M. Vogels, G. Gielen, and W. Sansen. Regression criteria and their application in different modeling cases. In Proceedings of ISCAS 2002, pages V 85--88. IEEE, 2002.
• 9: S. Rabii and B. A. Wooley. A 1.8V Digital-Audio Sigma-Delta Modulator in 0.8-υm CMOS. IEEE Journal of Solid-State Circuits, 32:783--796, June 1997.
• 10: K. Uyttenhove and M. S. J. Steyaert. Speed-power-accuracy tradeoff in high-speed cmos adcs. IEEE Trans. On Circ. and Syst., 49:280--287, April 2002.

INDEX TERMS

Primary Classification:
  J. Computer Applications
  J.6 COMPUTER-AIDED ENGINEERING
      Subjects: Computer-aided design (CAD)

General Terms:
Theory

Keywords:
A/D conversion, power estimation