Support vector machines for analog circuit performance representation

ABSTRACT

The use of Support Vector Machines (SVMs) to represent the performance space of analog circuits is explored. In abstract terms, an analog circuit maps a set of input design parameters to a set of performance figures. This function is usually evaluated through simulations and its range defines the feasible performance space of the circuit. In this paper, we directly model performance spaces as mathematical relations. We study approximation approaches based on two-class and one-class SVMs, the latter providing a better tradeoff between accuracy and complexity avoiding "curse of dimensionality" issues with 2-class SVMs. We propose two improvements of the basic one-class SVM performances: conformal mapping and active learning. Finally we develop an efficient algorithm to compute projections, so that top-down methodologies can be easily supported.

REFERENCES

• 1: A. Sangiovanni-Vincentelli, "Defining platform-based design," EE-Design, March 2002.
• 2: R. Brayton and A. Hachtel, G.D.and Sangiovanni-Vincentelli, "A survey of optimization techniques for integrated-circuit design," Proceedings of the IEEE, vol. 69, pp. 1334--62, October 1981.
• 3: S. Director, "The simplicial approximation approach to design centering," IEEE Transactions on Circuits and Systems, vol. 24, pp. 363--72, July 1977.
• 4: L. Carloni, F. De~Bernardinis, A. Sangiovanni~Vincentelli, and M. Sgroi, "The art and science of integrated systems design," in to be presented at ESSCIRC'02, September 2002.
• 5: Hongzhou Liu , Amit Singhee , Rob A. Rutenbar , L. Richard Carley, Remembrance of circuits past: macromodeling by data mining in large analog design spaces, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514030]
• 6: Ramesh Harjani , Jianfeng Shao, Feasibility and performance region modeling of analog and digital circuits, Analog Integrated Circuits and Signal Processing, v.10 n.1-2, p.23-43, June/July 1996 [doi>10.1007/BF00713977]
• 7: Bernhard E. Boser , Isabelle M. Guyon , Vladimir N. Vapnik, A training algorithm for optimal margin classifiers, Proceedings of the fifth annual workshop on Computational learning theory, p.144-152, July 27-29, 1992, Pittsburgh, Pennsylvania, United States [doi>10.1145/130385.130401]
• 8: B. Schölkopf, J. Platt, J. Shawe-Taylor, A. J. Smola, and R. C. Williamson, "Estimating the support of a high-dimensional distribution," Tech. Rep. MSR-TR-99-87, Microsoft Research, 1999.
• 9: J. Platt, "Sequential minimal optimization: A fast algorithm for training support vector machines," Tech. Rep. MSR-TR-98-14, Microsoft Research, 1998.
• 10: Thorsten Joachims, Making large-scale support vector machine learning practical, Advances in kernel methods: support vector learning, MIT Press, Cambridge, MA, 1999
• 11: Chih-Chung Chang , Chih-Jen Lin, Training ν-Support Vector Classifiers: Theory and Algorithms, Neural Computation, v.13 n.9, p.2119-2147, September 2001 [doi>10.1162/089976601750399335]
• 12: S. Amari , S. Wu, Improving support vector machine classifiers by modifying kernal functions, Neural Networks, v.12 n.6, p.783-789, July 1999 [doi>10.1016/S0893-6080(99)00032-5]
• 13: Si Wu , Shun-Ichi Amari, Conformal Transformation of Kernel Functions: A Data-Dependent Way to Improve Support Vector Machine Classifiers, Neural Processing Letters, v.15 n.1, p.59-67, February 2002 [doi>10.1023/A:1013848912046]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
          Subjects: Verification

General Terms:
Algorithms