A survey of techniques for energy efficient on-chip communication

ABSTRACT

Interconnects have been shown to be a dominant source of energy consumption in modern day System-on-Chip (SoC) designs. With a large (and growing) number of electronic systems being designed with battery considerations in mind, minimizing the energy consumed in on-chip interconnects becomes crucial. Further, the use of nanometer technologies is making it increasingly important to consider reliability issues during the design of SoC communication architectures. Continued supply voltage scaling has led to decreased noise margins, making interconnects more susceptible to noise sources such as crosstalk, power supply noise, radiation induced defects, etc. The resulting transient faults cause the interconnect to behave as an unreliable transport medium for data signals. Therefore, fault tolerant communication mechanisms, such as Automatic Repeat Request (ARQ), Forward Error Correction (FEC), etc., which have been widely used in the networking community, are likely to percolate to the SoC domain.This paper presents a survey of techniques for energy efficient on-chip communication. Techniques operating at different levels of the communication design hierarchy are described, including circuit-level techniques, such as low voltage signaling, architecture-level techniques, such as communication architecture selection and bus isolation, system-level techniques, such as communication based power management and dynamic voltage scaling for interconnects, and network-level techniques, such as error resilient encoding for packetized on-chip communication. Emerging technologies, such as Code Division Multiple Access (CDMA) based buses, and wireless interconnects are also surveyed.

REFERENCES

• 1: D. L. Liu and C. Svensson, "Power consumption estimation in CMOS VLSI chips", IEEE Journal SSC, volume 29, issue 6, pp. 663--670, June 1994.
• 2: R. Ho, K. Mai, and M. Horowitz, "The future of wires", Proc. IEEE, volume 89, issue 4, pp. 490--504, April 2001.
• 3: D. Sylvester and K. Keutzer, "A global wiring paradigm for deep submicron design", IEEE Trans. CAD, pp. 242--252, Feb. 2000.
• 4: Kanishka Lahiri , Sujit Dey , Debashis Panigrahi , Anand Raghunathan, Battery-Driven System Design: A New Frontier in Low Power Design, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.261, January 07-11, 2002
• 5: William J. Dally , John W. Poulton, Digital systems engineering, Cambridge University Press, New York, NY, 1998
• 6: H. B. Bakoglu, Circuits, Interconnections and Packaging for VLSI. Addison-Wesley, 1990.
• 7: Jan M. Rabaey, Digital integrated circuits: a design perspective, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
• 8: V. Adler and E. G. Friedman, "Repeater design to reduce delay and power in resistive interconnect", IEEE Trans. Circuits Syst. II, volume 45, pp. 607--616, May 1998.
• 9: G. Y. Wei, et al., "Energy-efficient design of high-speed links", Chapter 8 in Power Aware Design Methodologies, Editors: M. Pedram and J. Rabaey. Kluwer Academic Publishers, Norwell, MA, 2002.
• 10: Hui Zhang , Varghese George , Jan M. Rabaey, Low-string on-chip signaling techniques: effectiveness and robustness, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.3, p.264-272, June 2000 [doi>10.1109/92.845893]
• 11: ANSI/TIA/EIA-644-1995 standard, "Electrical characteristics of low voltage differential signaling (LVDS) interface circuits".
• 12: Atul Maheshwari , Wayne Burleson, Current Sensing Techniques for Global Interconnects in Very Deep Submicron(VDSM) CMOS, Proceedings of the IEEE Computer Society Workshop on VLSI 2001, p.66, April 19-20, 2001
• 13: AMBA On-chip Bus Standard, ARM Inc., (http://www.arm.com/armtech/AMBA?OpenDocument)
• 14: IBM CoreConnect bus architecture., (http://www-3.ibm.com/chips/products/coreconnect/)
• 15: C. T. Hsieh and M. Pedram, "Architectural energy optimization by bus splitting", IEEE Trans. CAD, volume 21, issue 4, pp. 408--414, April 2002.
• 16: P. Lettieri and M. B. Srivastava, "A QoS-aware, energy-efficient wireless node architecture", Proc. MoMuC, pp. 252--261, 1999.
• 17: J. Chang, S. Ravi, and A. Raghunathan, "FLEXBAR: a crossbar switching fabric with improved performance and utilization", Proc. IEEE CICC, pp. 405--408, 2002.
• 18: Henry Chang , Larry Cooke , Merrill Hunt , Grant Martin , Andrew J. McNelly , Lee Todd, Surviving the SOC revolution: a guide to platform-based design, Kluwer Academic Publishers, Norwell, MA, 1999
• 19: Hang-Sheng Wang , Li-Shiuan Peh , Sharad Malik, A Power Model for Routers: Modeling Alpha 21364 and InfiniBand Routers, Proceedings of the 10th Symposium on High Performance Interconnects HOT Interconnects (HotI'02), p.21, August 21-23, 2002
• 20: Terry Tao Ye , Giovanni De Micheli , Luca Benini, Analysis of power consumption on switch fabrics in network routers, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514051]
• 21: Hang-Sheng Wang , Xinping Zhu , Li-Shiuan Peh , Sharad Malik, Orion: a power-performance simulator for interconnection networks, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
• 22: William J. Dally , Brian Towles, Route packets, net wires: on-chip inteconnectoin networks, Proceedings of the 38th conference on Design automation, p.684-689, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379048]
• 23: Jiang Xu , Wayne Wolf, Wave pipelining for application-specific networks-on-chips, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France [doi>10.1145/581630.581661]
• 24: Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002 [doi>10.1109/2.976921]
• 25: M. Sgroi , M. Sheets , A. Mihal , K. Keutzer , S. Malik , J. Rabaey , A. Sangiovanni-Vencentelli, Addressing the system-on-a-chip interconnect woes through communication-based design, Proceedings of the 38th conference on Design automation, p.667-672, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379045]
• 26: Girish Varatkar , Radu Marculescu, Traffic analysis for on-chip networks design of multimedia applications, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514116]
• 27: Kanishka Lahiri , Sujit Dey , Anand Raghunathan, Communication architecture based power management for battery efficient system design, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514094]
• 28: J. Kim and M. Horowitz, "Adaptive supply serial links with sub-1V operation and per-pin clock recovery", Proc. IEEE ISSCC, pp. 268--269, 2002.
• 29: Li Shang , Li-Shiuan Peh , Niraj K. Jha, Power-efficient Interconnection Networks: Dynamic Voltage Scaling with Links, IEEE Computer Architecture Letters, v.1 n.1, p.6, January 2006 [doi>10.1109/L-CA.2002.10]
• 30: Sandy Irani , Sandeep Shukla , Rajesh Gupta, Algorithms for power savings, Proceedings of the fourteenth annual ACM-SIAM symposium on Discrete algorithms, January 12-14, 2003, Baltimore, Maryland
• 31: Kanishka Lahiri , Sujit Dey , Anand Raghunathan, Evaluation of the Traffic-Performance Characteristics of System-on-Chip Communication Architectures, Proceedings of the The 14th International Conference on VLSI Design (VLSID '01), p.29, January 03-07, 2001
• 32: Stephen B. Wicker, Error control systems for digital communication and storage, Prentice-Hall, Inc., Upper Saddle River, NJ, 1994
• 33: Rajamohana Hegde , Naresh R. Shanbhag, Toward achieving energy efficiency in presence of deep submicron noise, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.4, p.379-391, Aug. 2000 [doi>10.1109/92.863617]
• 34: Frédéric Worm , Paolo Ienne , Patrick Thiran , Giovanni De Micheli, An adaptive low-power transmission scheme for on-chip networks, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan [doi>10.1145/581199.581221]
• 35: C.-K. K. Yang, et al., "A 0.5- m CMOS 4.0Gb/s serial link transceiver with data recovery using oversampling", IEEE Jornal SSC, volume 33, pp. 713--722, May 1998.
• 36: Paul Lettieri , Christina Fragouli , Mani B. Srivastava, Low power error control for wireless links, Proceedings of the 3rd annual ACM/IEEE international conference on Mobile computing and networking, p.139-150, September 26-30, 1997, Budapest, Hungary [doi>10.1145/262116.262142]
• 37: D. Bertozzi , L. Benini , G. de Micheli, Low Power Error Resilient Encoding for On-Chip Data Buses, Proceedings of the conference on Design, automation and test in Europe, p.102, March 04-08, 2002
• 38: Drew Wingard, Micronetwork-based integration for SOCs: 673, Proceedings of the 38th conference on Design automation, p.677, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379046]
• 39: C. Schurgers and M. Srivastava, "Energy efficient routing in sensor networks", Proc. Milcom, pp. 357--361, 2001.
• 40: Jingcao Hu , Radu Marculescu, Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures, Proceedings of the conference on Design, Automation and Test in Europe, p.10688, March 03-07, 2003
• 41: Tudor Dumitras , Radu Marculescu, On-Chip Stochastic Communication, Proceedings of the conference on Design, Automation and Test in Europe, p.10790, March 03-07, 2003
• 42: Session #41, "On-chip communication architectures", ACM/IEEE DAC, 2001.
• 43: R. Yoshimura, et al., "DS-CDMA wired bus with simple interconnection topology for parallel processing system LSIs", Proc. IEEE ISSCC, pp. 370--371, 2000.
• 44: M. F. Chang, et al., "RF/wireless interconnect for inter- and intra-chip communications", Proc. IEEE, volume 89, issue 4, pp. 456--466, April 2001.
• 45: Hans Eberle, A Radio Network for Monitoring and Diagnosing Computer Systems, IEEE Micro, v.23 n.1, p.60-65, January 2003 [doi>10.1109/MM.2003.1179899]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.4 INPUT/OUTPUT AND DATA COMMUNICATIONS
      B.4.3 Interconnections (subsystems)

Additional Classification:
  C. Computer Systems Organization
  C.5 COMPUTER SYSTEM IMPLEMENTATION
      C.5.4 VLSI Systems

General Terms:
Design, Performance, Reliability

Keywords:
communication architectures, energy efficient design, low power design, power management, system-on-chip design