Statistical estimation of leakage-induced power grid voltage drop considering within-die process variations

ABSTRACT

Transistor threshold voltages Vth have been reduced as part of on-going technology scaling. The smaller Vth values feature increased fluctuations due to process variations, with a strong within-die component. Correspondingly, given the exponential dependence of leakage on.Vth, circuit leakage currents are increasing significantly and have strong within-die statistical variations. With these currents loading the power grid, the grid develops large voltage drops, which is an unavoidable background level of noise on the grid. We develop techniques for estimation of the statistics of the leakage-induced power grid voltage drop based on given statistics of the circuit leakage currents.

REFERENCES

• 1: K. A. Bowman, S. G. Duvall, and J. D. Meindl. Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution. In ISSCC, pages 278--279, 2001.
• 2: Vivek De , Shekhar Borkar, Technology and design challenges for low power and high performance, Proceedings of the 1999 international symposium on Low power electronics and design, p.163-168, August 16-17, 1999, San Diego, California, United States [doi>10.1145/313817.313908]
• 3: T. Kam, S. Rawat, D. Kirkpatrick, R. Roy, G. S. Spirakis, N. Sherwani, and C. Peterson. EDA challenges facing future microprocessor design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 19(12):1498--1506, Dec. 2000.
• 4: Tanay Karnik , Shekhar Borkar , Vivek De, Sub-90nm technologies: challenges and opportunities for CAD, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.203-206, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774602]
• 5: H. Kriplani, F. N. Najm, and I. Hajj. Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: algorithms, signal correlations, and their resolution. IEEE Transactions on Computer-Aided Design, 14(8):998--1012, August 1995.
• 6: I. R. Miller, J. E. Freund, and R. Johnson. Probability and Statistics for Engineers. Prentice-Hall, Inc., 4th edition, 1990.
• 7: Siva Narendra , Vivek De , Shekhar Borkar , Dimitri Antoniadis , Anantha Chandrakasan, Full-chip sub-threshold leakage power prediction model for sub-0.18 μm CMOS, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA [doi>10.1145/566408.566415]
• 8: S. R. Nassif. Within-chip variability analysis. In IEDM, pages 283--286, 1998.
• 9: A. Papoulis. Probability, Random Variables, and Stochastic Processes. McGraw-Hill, 2nd edition, 1984.
• 10: L. T. Pillage, R. A. Rohrer, and C. Visweswariah. Electronic Circuit and System Simulation Methods. McGraw-Hill, 1995.
• 11: Ashish Srivastava , Robert Bai , David Blaauw , Dennis Sylvester, Modeling and analysis of leakage power considering within-die process variations, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA [doi>10.1145/566408.566426]
• 12: B. E. Stine, D. S. Boning, and J. E. Chung. Analysis and decomposition of spatial variation in integrated circuit processes and devices IEEE Transactions on Semiconductor Manufacturing, 10(1):24--41, Feb. 1997.
• 13: S. K. Thompson. Sampling. John Wiley & Sons, Inc., 2nd edition, 2002.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids

General Terms:
Algorithms, Design

Keywords:
leakage current, power grid, statistical analysis, voltage drop