Enhancing diagnosis resolution for delay defects based upon statistical timing and statistical fault models

ABSTRACT

In this paper, we propose a new methodology for diagnosis of delay defects in the deep sub micron domain. The key difference between our diagnosis framework and other traditional diagnosis methods lies in our assumptions of the statistical circuit timing and the statistical delay defect size. Due to the statistical nature of the problem, achieving 100% diagnosis resolution cannot be guaranteed. To enhance diagnosis resolution, we propose a 3-phase diagnosis methodology. In the first phase, our goal is to quickly identify a set of candidate suspect faults that are most likely to cause the failing behavior based on logic constraints. In the second phase, we obtain a much smaller suspect fault set by applying a novel diagnosis algorithm that can effectively utilize the statistical timing information based upon a single defect assumption. In the third phase, our goal is to apply additional fine-tuned patterns to successfully narrow down to more exact suspect defect locations. Using a statistical timing analysis framework, we demonstrate the effectiveness of the proposed methodology for delay defect diagnosis, and discuss experimental results based on benchmark circuits.

REFERENCES

• 1: Keith Baker , Guido Gronthoud , Maurice Lousberg , Ivo Schanstra , Charles Hawkins, Defect-Based Delay Testing of Resistive Vias-Contacts A Critical Evaluation, Proceedings of the 1999 IEEE International Test Conference, p.467, September 28-30, 1999
• 2: M. A. Breuer, C. Gleason, S. Gupta. New Validation and Test Problems for High Performance Deep Sub-Micron VLSI Circuits. Tutorial Notes, VLSI Test Symp., 1997.
• 3: Robert C. Aiken, Nanometer Technology Effects on Fault Models for IC Testing, Computer, v.32 n.11, p.46-51, November 1999 [doi>10.1109/2.803640]
• 4: Kwang-Ting Chueng , Sujit Dey , Mike Rodgers , Kaushik Roy, Test challenges for deep sub-micron technologies, Proceedings of the 37th conference on Design automation, p.142-149, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337353]
• 5: Jing-Jia Liou , Angela Krstic , Kwang-Ting Cheng , Deb Aditya Mukherjee , Sandip Kundu, Performance sensitivity analysis using statistical method and its applications to delay, Proceedings of the 2000 conference on Asia South Pacific design automation, p.587-592, January 2000, Yokohama, Japan [doi>10.1145/368434.368817]
• 6: M. Abramovici, M. A. Breuer, A. D. Friedman. Digital Systems Testing and Testable Design, W.H.Freeman, 1990.
• 7: Angela Krstic , Li-C. Wang , Kwang-Ting Cheng , Jing-Jia Liou , Magdy S. Abadir, Delay Defect Diagnosis Based Upon Statistical Timing Models " The First Step, Proceedings of the conference on Design, Automation and Test in Europe, p.10328, March 03-07, 2003
• 8: D. B. Lavo, B. Chess, T. Larrabee, F. J. Ferguson. Diagnosing Realistic Bridging Faults with Single Stuck-At Information. IEEE Trans. on CAD, Mar. 1998.
• 9: J. Ghosh-Dastidar, N. A. Touba. Diagnosing Resistive Bridges Using Adaptive Techniques. Custom Integr. Circ. Conf., 2000.
• 10: Hiroshi Takahashi , Kwame Osei Boateng , Yuzo Takamatsu, A New Method for Diagnosing Multiple Stuck-at Faults using Multiple and Single Fault Simulations, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.64, April 26-30, 1999
• 11: P. Girard , C. Landrault , S. Pravossoudovitch, A novel approach to delay-fault diagnosis, Proceedings of the 29th ACM/IEEE conference on Design automation, p.357-360, June 08-12, 1992, Anaheim, California, United States
• 12: Pankaj Pant , Abhijit Chatterjee, Path-Delay Fault Diagnosis in Non-Scan Sequential Circuits with At-Speed Test Application, Proceedings of the 2000 IEEE International Test Conference, p.245, October 03-05, 2000
• 13: M. Sivaraman, A. J. Strojwas. Path Delay Fault Diagnosis and Coverage - A Metric and an Estimation Technique. IEEE Trans. on CAD, Mar. 2001.
• 14: Wei-Yu Chen , Sandeep K. Gupta , Melvin A. Breuer, Test Generation for Crosstalk-Induced Delay in Integrated Circuits, Proceedings of the 1999 IEEE International Test Conference, p.191, September 28-30, 1999
• 15: Yi-Min Jiang , Angela Krstic , Kwang-Ting Cheng, Estimation for maximum instantaneous current through supply lines for CMOS circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.1, p.61-73, Feb. 2000 [doi>10.1109/92.820762]
• 16: Jing-Jia Liou , Angela Krstic , Li-C. Wang , Kwang-Ting Cheng, False-path-aware statistical timing analysis and efficient path selection for delay testing and timing validation, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514061]
• 17: Anacad. Eldo v4.4.x User's Manual. 1996.
• 18: David E. Goldberg, Genetic Algorithms in Search, Optimization and Machine Learning, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1989
• 19: A. Krstic, Y.-M. Jiang, K.-T. Cheng. Pattern Generation for Delay Testing and Dynamic Timing Analysis. IEEE Trans. on CAD, Mar. 2001.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.2 Performance Analysis and Design Aids

General Terms:
Algorithms, Performance, Reliability

Keywords:
delay ATPG, delay fault diagnosis, statistical timing models