Clock-tree power optimization based on RTL clock-gating

ABSTRACT

As power consumption of the clock tree in modern VLSI designs tends to dominate, measures must be taken to keep it under control. This paper introduces an approach for reducing clock power based on clock gating. We present a methodology that, starting from an RTL description, automatically generates a set of constraints for driving the construction of the clock tree by the clock synthesis tool. The methodology has been fully integrated into an industry-strength design flow, based on Synopsys DesignCompiler (front-end) and Cadence Silicon Ensemble (back end). The power savings achieved on some industrial examples show that, when the size of the circuits is significant, savings on the power consumption of the clock tree are up to 75% larger than those achieved by applying traditional clock gating at the clock inputs of the RTL modules of the designs.

REFERENCES

• 1: J. Cong , C. Koh , K. Leung, Simultaneous buffer and wire sizing for performance and power optimization, Proceedings of the 1996 international symposium on Low power electronics and design, p.271-276, August 12-14, 1996, Monterey, California, United States
• 2: V. Adler, E. G. Friedman, "Repeater Insertion to Reduce Delay and Power in RC Tree Structures," 31st IEEE Asilomar Conference, pp. 749--752, Pacific Grove, CA, November~1997.
• 3: Y. I. Ismail, E. G. Friedman, J. L. Neves, "Exploiting On-Chip Inductance in High Speed Clock Distribution Networks," 43rd IEEE Midwest Symposium on Circuits and Systems, pp. 1236--1239, Lansing, MI, August~2000.
• 4: T.-H. Chao, Y.-C. Hsu, J.-M. Ho, A. B. Khang, "Zero Skew Clock Routing with Minimum Wirelength," IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, Vol. 39, No. 11, pp. 799--814, November~1992.
• 5: Jatuchai Pangjun , Sachin S. Sapatnekar, Clock distribution using multiple voltages, Proceedings of the 1999 international symposium on Low power electronics and design, p.145-150, August 16-17, 1999, San Diego, California, United States [doi>10.1145/313817.313902]
• 6: J. Oh, M. Pedram, "Gated Clock Routing for Low-Power Microprocessor Design," IEEE Transactions on CAD/ICAS, Vol. 20, No. 6, pp. 715--722, June~2001.
• 7: A. Farrahi, C. Chen, A. Srivastava, G. Tellez, M. Sarrafzadeh, "Activity-Driven Clock Design," IEEE Transactions on CAD/ICAS, Vol. 20, No. 6, pp. 705--714, June~2001.
• 8: Chunhong Chen , Changjun Kang , Majid Sarrafzadeh, Activity-sensitive clock tree construction for low power, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA [doi>10.1145/566408.566481]
• 9: David Garrett , Mircea Stan , Alvar Dean, Challenges in clockgating for a low power ASIC methodology, Proceedings of the 1999 international symposium on Low power electronics and design, p.176-181, August 16-17, 1999, San Diego, California, United States [doi>10.1145/313817.313913]
• 10: R.-S. Tsay, "An Exact Zero Skew Clock Routing Algorithm," IEEE Transactions on CAD/ICAS, Vol. 12, No. 2, pp. 242--249, February~1993.
• 11: A. Vittal, M. Marek-Sadowska, "Low-Power Buffered Clock Tree Design," IEEE Transactions on CAD/ICAS, Vol. 16, No. 9, pp. 965--975, September~1997.
• 12: M. Münch , B. Wurth , R. Mehra , J. Sproch , N. Wehn, Automating RT-level operand isolation to minimize power consumption in datapaths, Proceedings of the conference on Design, automation and test in Europe, p.624-633, March 27-30, 2000, Paris, France [doi>10.1145/343647.343873]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.5 REGISTER-TRANSFER-LEVEL IMPLEMENTATION
      B.5.0 General

Additional Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.0 General
  B.7 INTEGRATED CIRCUITS
      B.7.0 General

General Terms:
Design

Keywords:
clock-tree synthsis, low-power design