Efficient compression and application of deterministic patterns in a logic BIST architecture

ABSTRACT

We present a novel method to efficiently generate, compress and apply test patterns in a logic BIST architecture. Patterns are generated by a modified automatic test pattern generator (ATPG) and are encoded as linear feedback shift register (LFSR) initial values (seeds); one or more patterns can be encoded into a single LFSR seed. During test application, seeds are loaded into the LFSR with no cycle overhead. The method presented achieves reductions of at least 100x in test data and 10x in tester cycles compared to deterministic ATPG while maintaining complete fault coverage, as confirmed by experimental results on industrial designs.

REFERENCES

• 1: M. Abramovici, M.A. Breuer, A.D. Friedman, Digital Systems Testing and Testable Design, IEEE Press, 1990.
• 2: Edward B. Eichelberger , E. Lindbloom , J. A. Waicukauski, Structured Logic Testing, Prentice Hall Professional Technical Reference, 1990
• 3: Vishwani D. Agrawal , Charles R. Kime , Kewal K. Saluja, A Tutorial on Built-in Self-Test. I. Principles, IEEE Design & Test, v.10 n.1, p.73-82, January 1993 [doi>10.1109/54.199807]
• 4: Graham Hetherington , Tony Fryars , Nagesh Tamarapalli , Mark Kassab , Abu Hassan , Janusz Rajski, Logic BIST for Large Industrial Designs: Real Issues and Case Studies, Proceedings of the 1999 IEEE International Test Conference, p.358, September 28-30, 1999
• 5: P.H. Bardell, W.H. McAnney, "Self-Testing of Multichip Logic Modules", International Test Conference 1982, pp.200--204.
• 6: Paul H. Bardell , William H. McAnney , Jacob Savir, Built-in test for VLSI: pseudorandom techniques, Wiley-Interscience, New York, NY, 1987
• 7: Hans-Joachim Wunderlich , Gundolf Kiefer, Bit-flipping BIST, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.337-343, November 10-14, 1996, San Jose, California, United States
• 8: A. Irion , G. Kiefer , H. Vranken , H. Wunderlich, Circuit partitioning for efficient logic BIST synthesis, Proceedings of the conference on Design, automation and test in Europe, p.86-91, March 2001, Munich, Germany
• 9: B. Könemann, "LFSR-Coded Test Patterns for Scan Designs", European Test Conference, Munich, 1991.
• 10: Sybille Hellebrand , Janusz Rajski , Steffen Tarnick , Srikanth Venkataraman , Bernard Courtois, Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers, IEEE Transactions on Computers, v.44 n.2, p.223-233, February 1995 [doi>10.1109/12.364534]
• 11: Sybille Hellebrand , Birgit Reeb , Steffen Tarnick , Hans-Joachim Wunderlich, Pattern generation for a deterministic BIST scheme, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.88-94, November 05-09, 1995, San Jose, California, United States
• 12: S. Chiusano , S. di Carlo , P. Prinetto , H. Wunderlich, On applying the set covering model to reseeding, Proceedings of the conference on Design, automation and test in Europe, p.156-161, March 2001, Munich, Germany
• 13: Nan-Cheng Li , Sying-Jyan Wang, A Reseeding Technique for LFSR-Based BIST Applications, Proceedings of the 11th Asian Test Symposium, p.200, November 18-20, 2002
• 14: Bernd Koenemann , Carl Barnhart , Brion Keller , Tom Snethen , Owen Farnsworth , Donald Wheater, A SmartBIST Variant with Guaranteed Encoding, Proceedings of the 10th Asian Test Symposium, p.325, November 19-21, 2001
• 15: Januz Rajki , Jerzy Tyzer , Mark Kassab , Nilanjan Mukherjee , Rob Thompson , Kun-Han Tsai , Andre Hertwig , Nagesh Tamarapalli , Grzegorz Mrugalski , Geir Eide , Jun Qian, Embedded Deterministic Test for Low-Cost Manufacturing Test, Proceedings of the 2002 IEEE International Test Conference, p.301, October 07-10, 2002
• 16: J. Rajski, N. Tamarapalli, J. Tyszer, "Automated Synthesis of Phase Shifters for Built-In Self-Test Applications", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 2000, Vol. 19 No. 10, pp. 1175--1188.
• 17: Peter Wohl , John A. Waicukauski , Thomas W. Williams, Design of compactors for signature-analyzers in built-in self-test, Proceedings of the IEEE International Test Conference 2001, p.54-63, October 30-November 01, 2001
• 18: "TetraMAX ATPG", http://www.synopsys.com/products/test/ tetramax_ds.html

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.1 Reliability, Testing, and Fault-Tolerance

General Terms:
Algorithms, Design

Keywords:
self-test (BIST), test-generation (ATPG)