A scan BIST generation method using a markov source and partial bit-fixing

ABSTRACT

Recently, Markov sources were shown to be effective in designing pseudo-random test pattern generators with low area overhead for built-in self-test of scan designs. This paper presents a new test pattern generation scheme based on a Markov source and a partial bit-fixing technique. A new method is proposed for the computation of the state transition probabilities of the Markov source based on the statistics of a deterministic test set. This is enhanced by partial bit-fixing logic, which fixes a group of consecutive inputs to all-0 or all-1. Experimental results show that the proposed BIST scheme can achieve 100% fault coverage for large benchmark circuits with reduced hardware overhead and reduced pattern counts compared to the earlier method using Markov sources.

REFERENCES

• 1: Paul H. Bardell , William H. McAnney , Jacob Savir, Built-in test for VLSI: pseudorandom techniques, Wiley-Interscience, New York, NY, 1987
• 2: Nagesh Tamarapalli , Janusz Rajski, Constructive Multi-Phase Test Point Insertion for Scan-Based BIST, Proceedings of the IEEE International Test Conference on Test and Design Validity, p.649-658, October 20-25, 1996
• 3: B. Koenemann, "LFSR-Coded Test Patterns for Scan Designs", Proc. EDTC, pp 237--242, 1992.
• 4: Sybille Hellebrand , Steffen Tarnick , Bernard Courtois , Janusz Rajski, Generation of Vector Patterns Through Reseeding of Multipe-Polynominal Linear Feedback Shift Registers, Proceedings of the IEEE International Test Conference on Discover the New World of Test and Design, p.120-129, September 20-24, 1992
• 5: S. Venkataraman, J. Rajski, S. Hellebrand and S. Tarnick, "An efficient BIST Scheme Based on Reseeding of Multiple Polynomial Linear Feedback Shift Registers", Proc. ICCAD, pp 572--577, 1993.
• 6: F. Muradali, V.K. Agarwal and B. Nadeu-Dostie, "A New Procedure for Weighted Random Built-In Self Test", Proc. ITC, pp. 660--669, 1990.
• 7: H. J. Wunderlich, "Multiple Distributions for Biased Random Test Patterns", Proc. ITC, pp. 236--244, 1988.
• 8: I. Pomeranz and S. M. Reddy, "3-Weight Pseudo-Random Test Generation Based on a Deterministic Test Set for Combinational and Sequential Circuits", IEEE Trans. on CAD, pp 1050--1058, July 1993.
• 9: Seongrnoon Wang, Low hardware overhead scan based 3-weight weighted random BIST, Proceedings of the IEEE International Test Conference 2001, p.868-877, October 30-November 01, 2001
• 10: N. A. Touba and E. J. McCluskey, "Bit-Fixing in Pseudorandom Sequences for Scan BIST", IEEE Trans. on CAD, pp 545--555, April, 2001.
• 11: Hans-Joachim Wunderlich , Gundolf Kiefer, Bit-flipping BIST, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.337-343, November 10-14, 1996, San Jose, California, United States
• 12: Nadir Z. Basturkmen , Sudhakar M. Reddy , Irith Pomeranz, Pseudo Random Patterns Using Markov Sources for Scan BIST, Proceedings of the 2002 IEEE International Test Conference, p.1013, October 07-10, 2002
• 13: Abhijit Jas , Bahram Pouya , Nur A. Touba, Virtual Scan Chains: A Means for Reducing Scan Length in Cores, Proceedings of the 18th IEEE VLSI Test Symposium (VTS'00), p.73, April 30-May 04, 2000
• 14: Gundolf Kiefer , Hans-Joachim Wunderlich, Deterministic BIST with multiple scan chains, Proceedings of the 1998 IEEE International Test Conference, p.1057-1064, October 18-22, 1998

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.1 Reliability, Testing, and Fault-Tolerance

General Terms:
Algorithms, Design, Reliability

Keywords:
BIST, markov, testing