System-on-chip beyond the nanometer wall

ABSTRACT

In this paper, we analyze the emerging trends in the design of complex Systems-on-a-Chip for nanometer-scale semiconductor technologies and their impact on design automation requirements, from the perspective of a broad range SoC supplier.We present our vision of some of the key changes that will emerge in the next five years. This vision is characterized by two major paradigm changes. The first is that SoC design will become divided into four mostly non-overlapping distinct abstraction levels. Very different competences and design automation tools will be needed at each level.The second paradigm change is the emergence of domain-specific S/W programmable SoC platforms consisting of large, heterogeneous sets of embedded processors. These will be complemented by embedded reconfigurable hardware and networks-on-chip. A key enabler for the effective us of these flexible SoC platforms, is a high-level parallel programming model supporting automatic specification-to-platform mapping.

REFERENCES

• 1: Pierre Paulin , Chuck Pilkington , Essaid Bensoudane, StepNP: A System-Level Exploration Platform for Network Processors, IEEE Design & Test, v.19 n.6, p.17-26, November 2002 [doi>10.1109/MDT.2002.1047740]
• 2: P. G. Paulin, "StepNP: A Driver for Multi-processor SoC tools", Presentation at the Multi-Processor SoC Seminar, Chamonix, July 2003. See http://tima.imag.fr/mpsoc.
• 3: M. Borgatti et al, "A Multi-Context 6.4Gbps/Channel On-Chip Communication Network using 0.18um Flash-EEPROM Switches and Elastic Interconnects", Proc. of ISSC, San Francisco, Feb. 2003.
• 4: M. Borgatti , L. Calì , G. De Sandre , B. Forêt , D. Iezzi , F. Lertora , G. Muzzi , M. Pasotti , M. Poles , P. L. Rolandi, A reconfigurable signal processing IC with embedded FPGA and multi-port flash memory, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.776007]
• 5: M. Pasotti et al, "An Application Specific Embeddable Flash Memory System for Non-Volatile Storage of Code, Data and Bit-Streams for Embedded FPGA Configurations", Proc. of Symposium on VLSI Circuits, Kyoto, June 2003.
• 6: Pierre G. Paulin , Miguel Santana, FlexWare: A Retargetable Embedded-Software Development Environment, IEEE Design & Test, v.19 n.4, p.59-69, July 2002 [doi>10.1109/MDT.2002.1018134]
• 7: A. Clouard et al., "Towards Bridging the Gap between SoC Transactional and Cycle-Accurate Levels," Proc. Design, Automation, and Test in Europe-Designer Forum, 2002, pp. 22--29.
• 8: Adrijean Adriahantenaina , Herve Charlery , Alain Greiner , Laurent Mortiez , Cesar Albenes Zeferino, SPIN: A Scalable, Packet Switched, On-Chip Micro-Network, Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum, p.20070, March 03-07, 2003
• 9: Naresh Soni , Nick Richardson , Lun-Bin Huang , Suresh Rajgopal , George Vlantis, NPSE: A High Performance Network Packet Search Engine, Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum, p.20074, March 03-07, 2003
• 10: Alain Clouard , Kshitiz Jain , Frank Ghenassia , Laurent Maillet-Contoz , Jean-Philippe Strassen, Using transactional level models in a SoC design flow, SystemC: methodologies and applications, Kluwer Academic Publishers, Norwell, MA, 2003
• 11: See OCP-IP web site: http://www.ocpip.org.
• 12: Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002 [doi>10.1109/2.976921]
• 13: Axel Jantsch , Hannu Tenhunen, Networks on chip, Kluwer Academic Publishers, Hingham, MA, 2003
• 14: P. G. Paulin, "Trends and Requirements for Network Processor SoC Tools", Presentation at Multi-Processor SoC Seminar, Pizay, June 2002. See http://tima.imag.fr/mpsoc/2002/slides/paulin02.pdf

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: VLSI (very large scale integration)

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Microprocessors and microcomputers; Advanced technologies

  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS
      Subjects: Real-time and embedded systems

General Terms:
Algorithms, Design, Economics

Keywords:
design automation tools, embedded software technologies, multi-processor systems, network-on-chip, reconfigurable systems, system-on-chip