A complexity effective communication model for behavioral modeling of signal processing applications

ABSTRACT

In this paper, we argue that the address space of memory regions that participate in inter task communication is over-specified by the traditional communication models used in behavioral modeling, resulting in sub-optimal implementations. We propose shared messaging communication model and the associated channels for efficient inter task communication of high bandwidth data streams in behavioral models of signal processing applications. In shared messaging model, tasks communicate data through special memory regions whose address space is unspecified by the model without introducing non determinism. Address space to these regions can be assigned during mapping of application to specific architecture, by exploring feasible alternatives. We present experimental results to show that this flexibility reduces the complexity (e.g., communication latency, memory usage) of implementations significantly (up to an order of magnitude).

REFERENCES

• 1: Kurt Keutzer et. al. System level design: Orthogonalization of concerns and platform-based design. IEEE Tr. on CAD of ICs and Systems, 19(12), December 2000.
• 2: Marco Sgroi , Luciano Lavagno , Alberto Sangiovanni-Vincentelli, Formal Models for Embedded System Design, IEEE Design & Test, v.17 n.2, p.14-27, April 2000 [doi>10.1109/54.844330]
• 3: G. Kahn. The semantics of a simple language for parallel programming. In Proc. of the IFIP Congress 74, pages 471--175. North-Holland Publishing Co., 1974.
• 4: E. A. Lee and T. M. Parks. Dataflow process networks. In Proc. IEEE, pages 773--801, May 1995.
• 5: E. A. de Kock , W. J. M. Smits , P. van der Wolf , J.-Y. Brunel , W. M. Kruijtzer , P. Lieverse , K. A. Vissers , G. Essink, YAPI: application modeling for signal processing systems, Proceedings of the 37th conference on Design automation, p.402-405, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337511]
• 6: Nieuwland et. al. C-HEAP: A heterogeneous multiprocessor architecture template and scalable and flexible protocol for the design of embedded signal processing systems. In Design automation for Embedded Systems. Kluwer, 2002.
• 7: K. G. W. Goossens. A protocol and memory manager for on-chip communication. In ISCAS, 2001.
• 8: Twan Basten et. al. Efficient execution of process networks. In Communicating Process Architectures, 2001.
• 9: David E. Culler , Anoop Gupta , Jaswinder Pal Singh, Parallel Computer Architecture: A Hardware/Software Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1997
• 10: Gregory K. Wallace, The JPEG still picture compression standard, Communications of the ACM, v.34 n.4, p.30-44, April 1991 [doi>10.1145/103085.103089]

INDEX TERMS

Primary Classification:
  D. Software
  D.1 PROGRAMMING TECHNIQUES
      D.1.3 Concurrent Programming
          Subjects: Parallel programming

General Terms:
Design, Languages, Performance