Design flow for HW / SW acceleration transparency in the thumbpod secure embedded system

ABSTRACT

This paper describes a case study and design flow of a secure embedded system called ThumbPod, which uses cryptographic and biometric signal processing acceleration. It presents the concept of HW/SW acceleration transparency, a systematic method to accelerate Java functions in both software and hardware. An example of acceleration transparency for a Rijndael encryption function is presented. The embedded prototype hardware platform is also described. Acceleration transparency yields software and hardware performance gains of 333X.

REFERENCES

• 1: http://www.ivgroup.ee.ucla.edu/thumbpod
• 2: http://www.nist.gov/aes
• 3: http://www-106.ibm.com/developerworks/java
• 4: H. Kuo, P. Schaumont, and I. Verbauwhede, "A 2.29 Gbits/sec, 56 mW non-pipelined Rijndael AES encryption IC in a 1.8 V, 0.18 um CMOS technology," Proc. 2002 Custom Integrated Circuits Conference, pp. 147--50, May 2002.
• 5: Steven Vercauteren , Bill Lin , Hugo De Man, Constructing application-specific heterogeneous embedded architectures from custom HW/SW applications, Proceedings of the 33rd annual conference on Design automation, p.521-526, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240617]
• 6: James A. Rowson , Alberto Sangiovanni-Vincentelli, Interface-based design, Proceedings of the 34th annual conference on Design automation, p.178-183, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266060]
• 7: David E. Culler , Jason Hill , Philip Buonadonna , Robert Szewczyk , Alec Woo, A Network-Centric Approach to Embedded Software for Tiny Devices, Proceedings of the First International Workshop on Embedded Software, p.114-130, October 08-10, 2001
• 8: M. Sgroi , M. Sheets , A. Mihal , K. Keutzer , S. Malik , J. Rabaey , A. Sangiovanni-Vencentelli, Addressing the system-on-a-chip interconnect woes through communication-based design, Proceedings of the 38th conference on Design automation, p.667-672, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379045]
• 9: Timothy J. Callahan , John R. Hauser , John Wawrzynek, The Garp Architecture and C Compiler, Computer, v.33 n.4, p.62-69, April 2000 [doi>10.1109/2.839323]
• 10: J. Gaisler, The LEON2 IEEE-1754 (SPARC V8) Processor, http://www.gaisler.com.
• 11: Patrick Schaumont , Ingrid Verbauwhede, Domain-Specific Codesign for Embedded Security, Computer, v.36 n.4, p.68-74, April 2003 [doi>10.1109/MC.2003.1193231]
• 12: Srivaths Ravi , Anand Raghunathan , Nachiketh Potlapally , Murugan Sankaradass, System design methodologies for a wireless security processing platform, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514113]
• 13: http://www.itl.nist.gov/iad/894.03/databases/defs/nist_nfis.html

INDEX TERMS

Primary Classification:
  E. Data
  E.5 FILES

Additional Classification:
  E. Data
  E.3 DATA ENCRYPTION

General Terms:
Design, Experimentation, Performance