A fully-programmable memory management system optimizing queue handling at multi gigabit rates

ABSTRACT

Two of the main bottlenecks when designing a network embedded system are very often the memory bandwidth and its capacity. This is mainly due to the extremely high speed of the state-of-the-art network links and to the fact that in order to support advanced quality of service (QoS), per-flow queueing is desirable. In this paper we describe the architecture of a memory manager that can provide up to 10Gbs of aggregate throughput while handling 512K queues. The presented system supports a complete instruction set and thus we believe it can be used as a hardware component in any suitable embedded system, particularly network SoCs that implement per flow queuing. When designing this scheme several optimisation techniques have been evaluated and the most cost and performance effective ones used. These techniques minimize both the memory bandwidth and the memory capacity needed, which is considered a main advantage of the proposed scheme. The proposed architecture uses a simple DRAM for data storage and a typical SRAM for keeping data structures-pointers, therefore minimising the system's cost. The device has been fabricated within a novel programmable network processor designed for efficient protocol processing in high speed networking applications. It consists of 155K Gates and occupies 5.23 mm in UMC 0.18υ CMOS.

REFERENCES

• 1: B. Suter, T.V. Lakshman, D. Stiliadis, A.K. Choudhury: "Buffer Management Schemes for Supporting TCP in Gigabit Routers with Per-Flow Queueing", IEEE Journal in Selected Areas in Communications, August 1999.
• 2: P. Andersson, C. Svensson (Lund Univ. of Sweden): "A VLSI Architecture for an 80 Gb/s ATM Switch Core", IEEE Innovative Systems in Silicon Conference, October 1996.
• 3: A. Nikologiannis, M. Katevenis, "Efficient Per-Flow Queueing in DRAM at OC-192 Line Rate using Out-of-Order Execution Techniques", Proceedings of ICC2001, Helsinki, Finland, June 2001.
• 4: David Whelihan , Herman Schmit, Memory optimization in single chip network switch fabrics, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514052]
• 5: Ch. Ykman-Couvreur , J. Lambrecht , D. Verkest , F. Catthoor , A. Nikologiannis , G. Konstantoulakis, System-level performance optimization of the data queueing memory management in high-speed network processors, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514050]
• 6: K. Vlachos , N. Nikolaou , T. Orphanoudakis , S. Perissakis , D. Pnevmatikatos , G. Kornaros , J. A. Sanchez , G. Konstantoulakis, Processing and Scheduling Components in an Innovative Network Processor Architecture, Proceedings of the 16th International Conference on VLSI Design, p.195, January 04-08, 2003

INDEX TERMS

Primary Classification:
  B. Hardware
  B.3 MEMORY STRUCTURES
      B.3.0 General

Additional Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.0 General
  B.7 INTEGRATED CIRCUITS
      B.7.0 General

General Terms:
Design, Performance

Keywords:
memory management, network processor