Application of design patterns for hardware design

ABSTRACT

Design patterns, which encapsulate common solutions to the recurring design problems, have contributed to the increased reuse, quality and productivity in software design. We argue that hardware design patterns could be used for customizing and integrating the Intellectual Property (IP) components into System-on-Chip designs. We formulate the role of design patterns in HW design, and describe their implementation using metaprogramming. We propose a Wrapper design pattern for adapting the behavior of the soft IPs, and demonstrate its application to the communication interface synthesis.

REFERENCES

• 1: Erich Gamma , Richard Helm , Ralph Johnson , John Vlissides, Design patterns: elements of reusable object-oriented software, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1995
• 2: Grady Booch , James Rumbaugh , Ivar Jacobson, The Unified Modeling Language user guide, Addison Wesley Longman Publishing Co., Inc., Redwood City, CA, 1999
• 3: Sanjaya Kumar , James H. Aylor , Barry W. Johnson , Wm. A. Wulf, Object-Oriented Techniques in Hardware Design, Computer, v.27 n.6, p.64-70, June 1994 [doi>10.1109/2.294857]
• 4: G. Schumacher , W. Nebel, Object-oriented hardware modelling—where to apply and what are the objects?, Proceedings of the conference on European design automation, p.428-433, September 1996, Geneva, Switzerland
• 5: N. Yoshida. Design Patterns Applied to Object-Oriented SoC Design. In 10th Workshop on Synthesis and System Integration of Mixed Technologies (SASIMI 2001), October 18-19, 2001, Nara, Japan.
• 6: F. Doucet, and R. K. Gupta. Microelectronic System-on-Chip Modeling using Objects and their Relationships. In Online Symposium for Electrical Engineers (OSEE 2000), 2000.
• 7: G. Vanmeerbeeck , P. Schaumont , S. Vernalde , M. Engels , I. Bolsens, Hardware/software partitioning of embedded system in OCAPI-xl, Proceedings of the ninth international symposium on Hardware/software codesign, p.30-35, April 2001, Copenhagen, Denmark [doi>10.1145/371636.371665]
• 8: Pontus Åström , Stefan Johansson , Peter Nilsson, Application of Software design patterns to DSP library design, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada [doi>10.1145/500001.500057]
• 9: Thorsten Grotker, System Design with SystemC, Kluwer Academic Publishers, Norwell, MA, 2002
• 10: L. Charest, and E. M. Aboulhamid. A VHDL/SystemC Comparison in Handling Design Reuse. In Proc. of 2002 Int. Workshop on System-on-Chip for Real-Time Applications (IWSOC 2002), July 6-7, 2002, Banff, Canada, pp. 79--85.
• 11: S. Virtanen, D. Truscan, and J. Lilius. SystemC Based Object Oriented System Design. In 4th Int. Forum on Design Languages (FDL'01), September 3-7, 2001, Lyon, France.
• 12: Alberto Sangiovanni-Vincentelli , Grant Martin, Platform-Based Design and Software Design Methodology for Embedded Systems, IEEE Design & Test, v.18 n.6, p.23-33, November 2001 [doi>10.1109/54.970421]
• 13: João M. Fernandes , Ricardo J. Machado , Henrique D. Santos, Modeling industrial embedded systems with UML, Proceedings of the eighth international workshop on Hardware/software codesign, p.18-22, May 2000, San Diego, California, United States [doi>10.1145/334012.334016]
• 14: G. Martin, UML for Embedded Systems Specification and Design: Motivation and Overview, Proceedings of the conference on Design, automation and test in Europe, p.773, March 04-08, 2002
• 15: R. Chen, M. Sgroi, L. Lavagno, G. Martin, A. Sangiovanni-Vincentelli, and J. Rabaey. Embedded System Design Using UML and Platforms. In Forum on Specification and Design Languages (FDL'2002), September 24-27, Marseille, France.
• 16: Qiang Zhu , Akio Matsuda , Shinya Kuwamura , Tsuneo Nakata , Minoru Shoji, An object-oriented design process for system-on-chip using UML, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan [doi>10.1145/581199.581254]
• 17: Michael Keating , Pierre Bricaud, Reuse methodology manual: for system-on-a-chip designs, Kluwer Academic Publishers, Norwell, MA, 1998
• 18: Damien Lyonnard , Sungjoo Yoo , Amer Baghdadi , Ahmed A. Jerraya, Automatic generation of application-specific architectures for heterogeneous multiprocessor system-on-chip, Proceedings of the 38th conference on Design automation, p.518-523, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379015]
• 19: Matthias Pflanz , Heinrich Theodor Vierhaus, Generating Reliable Embedded Processors, IEEE Micro, v.18 n.5, p.33-41, September 1998 [doi>10.1109/40.735942]
• 20: G. Cyr, G. Bois, and M. Aboulhamid. Synthesis of Communication Interface for SoC using VSIA Recommendations. In D. Sciuto (ed.), DATE 2001 Designer's Forum, March 13-16, 2001, Munich, Germany, pp. 155--159.
• 21: Florian Braun , John Lockwood , Marcel Waldvogel, Protocol Wrappers for Layered Network Packet Processing in Reconfigurable Hardware, IEEE Micro, v.22 n.1, p.66-74, January 2002 [doi>10.1109/40.988691]
• 22: Ferid Gharsalli , Samy Meftali , Frédéric Rousseau , Ahmed A. Jerraya, Automatic generation of embedded memory wrapper for multiprocessor SoC, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514070]
• 23: P. J. Ashenden. Object-Oriented Extensions to VHDL. In Int. Conference on Chip Design Automation (ICDA 2000), August 21-25, 2000, Beijing, China.
• 24: Vytautas Stuikys , Robertas Damasevicius , Giedrius Ziberkas , Giedrius Majauskas, Soft IP Design Framework Using Metaprogramming Techniques, Proceedings of the IFIP 17th World Computer Congress - TC10 Stream on Distributed and Parallel Embedded Systems: Design and Analysis of Distributed Embedded Systems, p.257-266, August 25-29, 2002
• 25: R. Damaševicius, and V. Štuikys. Wrapping of Soft IPs for Interface-based Design Using Heterogeneous Metaprogramming. INFORMATICA, 14 (1), 2003, pp. 3--18.
• 26: Arvind Rajawat , M. Balakrishnan , Anshul Kumar, Interface Synthesis: Issues and Approaches, Proceedings of the 13th International Conference on VLSI Design, p.92, January 04-07, 2000
• 27: A.M.G. Peeters. Single-Rail Handshake Circuits. PhD. Thesis, Technische Univ. Eindhoven, the Netherlands, 1996.
• 28: Andreas Dangberg (C-Lab). VHDL Parser, 1997, http://home.wtal.de/software-solutions/vhdl-parser/
• 29: LEOX Team. DRAGONFLY micro-core, 2001, http://www.leox.org
• 30: Green Mountain Computing Systems, Inc. HC11 CPU core, 2000, http://www.gmvhdl.com/hc11core.html
• 31: T. Givargis. Intel 8051 micro-controller, 2000, http://www.cs.ucr.edu/~dalton/i8051/i8051syn/

INDEX TERMS

Primary Classification:
  B. Hardware
  B.5 REGISTER-TRANSFER-LEVEL IMPLEMENTATION
      B.5.2 Design Aids

Additional Classification:
  D. Software
  D.2 SOFTWARE ENGINEERING
      D.2.2 Design Tools and Techniques

General Terms:
Design

Keywords:
UML, design patterns, metaprogramming, system-level design processes, wrapping