Energy-aware design techniques for differential power analysis protection

ABSTRACT

Differential power analysis is a very effective cryptanalysis technique that extracts information on secret keys by monitoring instantaneous power consumption of cryptoprocessors. To protect against differential power analysis, power supply noise is added in cryptographic computations, at the price of an increase in power consumption. We present a novel technique, based on well-known power-reducing transformations coupled with randomized clock gating, that introduces a significant amount of scrambling in the power profile without increasing (and, in some cases, by even reducing) circuit power consumption.

REFERENCES

• 1: Alfred J. Menezes , Scott A. Vanstone , Paul C. Van Oorschot, Handbook of Applied Cryptography, CRC Press, Inc., Boca Raton, FL, 1996
• 2: B. Schneier, Applied Cryptography, II Edition, Wiley, 1996.
• 3: Ross J. Anderson, Security Engineering: A Guide to Building Dependable Distributed Systems, John Wiley & Sons, Inc., New York, NY, 2001
• 4: D. Yuliang, M. Zhigang, W. Tao, "Implementation of RSA Cryptoprocessor based on Montgomery Algorithm," IEEE International Solid-State Circuits Conference, pp. 254--256, Jan. 1998.
• 5: J. Goodman, A. Chandrakasan, "An Energy-Efficient Reconfigurable Public-Key Cryptography Processor," IEEE Journal of Solid-State Circuits, vol. 36, no. 11, pp. 1808--1820, Nov. 2001.
• 6: L. Shuguo, Z. Runde, G. Yuanging, "A 1024-bit RSA Crypto-Coprocessor for Smart Cards," IEEE International Conference on ASICs,pp. 352--355, Sept. 2001.
• 7: O. Koemmerling, M. Kuhn, "Design Principles for Tamper-Resistant Smart Card Processors," USENIX Workshop on Smart Card Technology, pp. 9--20, May 1999.
• 8: Paul C. Kocher , Joshua Jaffe , Benjamin Jun, Differential Power Analysis, Proceedings of the 19th Annual International Cryptology Conference on Advances in Cryptology, p.388-397, August 15-19, 1999
• 9: Adi Shamir, Protecting Smart Cards from Passive Power Analysis with Detached Power Supplies, Proceedings of the Second International Workshop on Cryptographic Hardware and Embedded Systems, p.71-77, August 17-18, 2000
• 10: P. Rakers, L. Connell, T. Collins, D. Russel, "Secure Contactless Smart Card ASIC with DPA Protection," IEEE Journal of Solid-State Circuits, vol. 36, no.3, pp. 559--565, March 2001.
• 11: Thomas S. Messerges , Ezzat A. Dabbish , Robert H. Sloan, Examining Smart-Card Security under the Threat of Power Analysis Attacks, IEEE Transactions on Computers, v.51 n.5, p.541-552, May 2002 [doi>10.1109/TC.2002.1004593]
• 12: S. Moore, R. Anderson, M. Kuhn, "Improving Smart Card Security using Self-Timed Circuit Technology," IEEE International Symposium on Ansychnronous Circuits and Systems, pp. 120--126, 2002.
• 13: H. Saputra , N. Vijaykrishnan , M. Kandemir , M. J. Irwin , R. Brooks , S. Kim , W. Zhang, Masking the Energy Behavior of DES Encryption, Proceedings of the conference on Design, Automation and Test in Europe, p.10084, March 03-07, 2003
• 14: Paul C. Kocher, Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems, Proceedings of the 16th Annual International Cryptology Conference on Advances in Cryptology, p.104-113, August 18-22, 1996
• 15: Suresh Chari , Charanjit S. Jutla , Josyula R. Rao , Pankaj Rohatgi, Towards Sound Approaches to Counteract Power-Analysis Attacks, Proceedings of the 19th Annual International Cryptology Conference on Advances in Cryptology, p.398-412, August 15-19, 1999
• 16: M. A. Hasan, Power Analysis Attacks and Algorithmic Approaches to Their Countermeasures for Koblitz Curve Cryptosystems, IEEE Transactions on Computers, v.50 n.10, p.1071-1083, October 2001 [doi>10.1109/12.956092]
• 17: Jovan Dj. Golic , Christophe Tymen, Multiplicative Masking and Power Analysis of AES, Revised Papers from the 4th International Workshop on Cryptographic Hardware and Embedded Systems, p.198-212, August 13-15, 2002
• 18: Mazhar Alidina , José Monteiro , Srinivas Devadas , Abhijit Ghosh , Marios Papaefthymiou, Precomputation-based sequential logic optimization for low power, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.426-436, Dec. 1994 [doi>10.1109/92.335011]
• 19: V. Tiwari, S. Malik, P. Ashar, "Guarded Evaluation: Pushing Power Management to Logic Synthesis/Design," IEEE Transactions on CAD, Vol. 17, no. 10, pp. 1051--1060, Oct. 1998.
• 20: L. Benini, G. De Micheli, A. Lioy, E. Macii, G. Odasso, M. Poncino, "Synthesis of Power-Managed Sequential Components Based on Computational Kernel Extraction,", IEEE Transactions on CAD, Vol. 20, no. 9, pp. 1118--113, Sep. 2001.
• 21: L. Benini , G. De Micheli , E. Macii , M. Poncino , R. Scarsi, Symbolic synthesis of clock-gating logic for power optimization of synchronous controllers, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.4 n.4, p.351-375, Oct. 1999 [doi>10.1145/323480.323482]
• 22: Ganesh Lakshminarayana , Anand Raghunathan , Kamal S. Khouri , Niraj K. Jha , Sujit Dey, Common-case computation: a high-level technique for power and performance optimization, Proceedings of the 36th ACM/IEEE conference on Design automation, p.56-61, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309867]
• 23: L. Benini, G. De Micheli, Dynamic Power Management of Electronic Systems, Kluwer Academic Publishers, 1998.
• 24: Thomas S. Messerges , Ezzy A. Dabbish , Robert H. Sloan, Power Analysis Attacks of Modular Exponentiation in Smartcards, Proceedings of the First International Workshop on Cryptographic Hardware and Embedded Systems, p.144-157, August 12-13, 1999

INDEX TERMS

Primary Classification:
  B. Hardware
  B.5 REGISTER-TRANSFER-LEVEL IMPLEMENTATION
      B.5.0 General

Additional Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.0 General
  B.7 INTEGRATED CIRCUITS
      B.7.0 General

General Terms:
Design

Keywords:
differential power analysis, low-power design