Fast system-level power profiling for battery-efficient system design

ABSTRACT

An increasing disparity between the energy requirements of portable electronic devices and available buttry capacities is driving the development of new design methodologies for battery-efficient systems. A crucial requirement for battery efficient system design is to be able to efficiently and accurately estimate battery life for candidate system architectures. Recently, efficient techniques have been developed to estimate battery life under given profiles of system power consumption over time. However, techniques for generating the power profiles themselves are either too cumbersome for system level exploration, or too inaccurate for battery life estimation.In this paper, we present a new methodology for efficiently and accurately generating power profiles for different system-level architectures. The designer can specify the manner in which (i) system tasks are mapped to a set of available implementations, and (ii) system communications are mapped to a specified communication architecture. For a given architecture, a power profile is automatically generated by analyzing an abstract representation of the system execution traces, while taking into account the selected implementations of the system's computations and communications.Experiments conducted on the design of an IEEE 802.11 MAC processor indicate that the power profiling approach offers run times that are several orders of magnitude lower than a simulation based power profiling technique, while sustaining negligible loss of accuracy (average profiling error was observed to be less than 3.4%).

REFERENCES

• 1: Kanishka Lahiri , Sujit Dey , Debashis Panigrahi , Anand Raghunathan, Battery-Driven System Design: A New Frontier in Low Power Design, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.261, January 07-11, 2002
• 2: Anantha P. Chandrakasan , Robert W. Brodersen, Low Power Digital CMOS Design, Kluwer Academic Publishers, Norwell, MA, 1995
• 3: Massoud Pedram , Jan M. Rabaey, Power Aware Design Methodologies, Kluwer Academic Publishers, Norwell, MA, 2002
• 4: Anand Raghunathan , Niraj K. Jha , Sujit Dey, High-Level Power Analysis and Optimization, Kluwer Academic Publishers, Norwell, MA, 1998
• 5: Luca Benini , Giovanni de Micheli, Dynamic Power Management: Design Techniques and CAD Tools, Kluwer Academic Publishers, Norwell, MA, 1998
• 6: M. Doyle, T. F. Fuller, and J. S. Newman, "Modeling of galvanostatic charge and discharge of lithium/polymer/insertion cell," J. Electrochem. Soc., vol. 140, pp. 1526--1533, June 1993.
• 7: S. Gold, "'A PSPICE macromodel for lithium-ion batteries," in Proc. Annual Battery, Conference on Applications and Advances, pp. 9--15, 1997.
• 8: L. Benini , G. Castelli , A. Macii , E. Macii , M. Poncino , R. Scarsi, A discrete-time battery model for high-level power estimation, Proceedings of the conference on Design, automation and test in Europe, p.35-41, March 27-30, 2000, Paris, France [doi>10.1145/343647.343694]
• 9: Debashis Panigrahi , Sujit Dey , Ramesh Rao , Kanishka Lahiri , Carla Chiasserini , Anand Raghunathan, Battery Life Estimation of Mobile Embedded Systems, Proceedings of the The 14th International Conference on VLSI Design (VLSID '01), p.57, January 03-07, 2001
• 10: Vivek Tiwari , Sharad Malik , Andrew Wolfe, Power analysis of embedded software: a first step towards software power minimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.437-445, Dec. 1994 [doi>10.1109/92.335012]
• 11: Milind B. Kamble , Kanad Ghose, Analytical energy dissipation models for low-power caches, Proceedings of the 1997 international symposium on Low power electronics and design, p.143-148, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263310]
• 12: William Fornaciari , Donatella Sciuto , Christina Silvano, Power estimation for architectural exploration of HW/SW communication on system-level buses, Proceedings of the seventh international workshop on Hardware/software codesign, p.152-156, March 1999, Rome, Italy [doi>10.1145/301177.301516]
• 13: Tony D. Givargis , Frank Vahid , Jörg Henkel, Trace-driven system-level power evaluation of system-on-a-chip peripheral cores, Proceedings of the 2001 conference on Asia South Pacific design automation, p.306-312, January 2001, Yokohama, Japan [doi>10.1145/370155.370363]
• 14: Bharat P. Dave , Ganesh Lakshminarayana , Niraj K. Jha, COSYN: hardware-software co-synthesis of embedded systems, Proceedings of the 34th annual conference on Design automation, p.703-708, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266341]
• 15: Darko Kirovski , Miodrag Potkonjak, System-level synthesis of low-power hard real-time systems, Proceedings of the 34th annual conference on Design automation, p.697-702, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266325]
• 16: Yanbing Li , Jörg Henkel, A framework for estimation and minimizing energy dissipation of embedded HW/SW systems, Proceedings of the 35th annual conference on Design automation, p.188-193, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277097]
• 17: Tajana Šimunić , Luca Benini , Giovanni De Micheli, Cycle-accurate simulation of energy consumption in embedded systems, Proceedings of the 36th ACM/IEEE conference on Design automation, p.867-872, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.310090]
• 18: Marcello Lajolo , Anand Raghunathan , Sujit Dey, Efficient power co-estimation techniques for system-on-chip design, Proceedings of the conference on Design, automation and test in Europe, p.27-34, March 27-30, 2000, Paris, France [doi>10.1145/343647.343691]
• 19: "Wireless L. AN Medium Access Control (MAC) and Physical Layer (PHY) Specifications." IEEE Computer Society LAN MAN Standards Committee, IEEE Std 802.11-1999 Edition.
• 20: Fujitsu Microelectronics. Inc., "Sparclite series MB86934 addendum." 1994.
• 21: K. Lahiri, A. Raghunathan, and S. Dey, "System level performance analysis for designing on-chip communication architectures," IEEE Trans. Computer-Aided Design, vol. 20, pp. 768--783, June 2001.
• 22: Felice Balarin , Massimiliano Chiodo , Paolo Giusto , Harry Hsieh , Attila Jurecska , Luciano Lavagno , Claudio Passerone , Alberto Sangiovanni-Vincentelli , Ellen Sentovich , Kei Suzuki , Bassam Tabbara, Hardware-software co-design of embedded systems: the POLIS approach, Kluwer Academic Publishers, Norwell, MA, 1997
• 23: "Esterel: a Synchronous Reactive Programming Language." http://www.esterel.org.
• 24: J. Buck. et.al., "Ptolemy: A framework for simulating and prototyping heterogeneous systems." Int. Journal on Computer Simulation, Special Issue on Simulation Software Management, vol. 4, pp. 155--182, Apr. 1994.
• 25: "Ethereal 0.8.18." http://www.ethereal.com.

INDEX TERMS

Primary Classification:
  K. Computing Milieux
  K.6 MANAGEMENT OF COMPUTING AND INFORMATION SYSTEMS
      K.6.1 Project and People Management
          Subjects: Systems analysis and design

Additional Classification:
  D. Software
  D.4 OPERATING SYSTEMS
      D.4.7 Organization and Design

General Terms:
Design, Reliability