Compiler-directed customization of ASIP cores

ABSTRACT

This paper presents an automatic method to customize embedded application-specific instruction processors (ASIPs) based on compiler analysis. ASIPs, also known as embedded soft cores, allow certain hardware parameters in the processor to be customized for a specific application domain. They offer low design cost as they use pre-designed and verified components. Our design goal is choosing parameter values for fastest runtime within a given silicon area budget for a particular application set. Present-day technologies for choosing parameter values rely on exhaustive simulation of the application set on all possible combinations of parameter values -- a time-consuming and non-scalable procedure. We propose a compiler-based method that automatically derives the optimal values of parameters without simulating any configuration. Further, we expand the space of parameters that can be changed from the limited set today, and evaluate the importance of each. Results show that for our benchmarks, the runtimes for different configurations are predicted with an average error of 2.5%. In the two area constrained customization problem we evaluate, our method is able to recommend the same configuration that is recommended by brute force exhaustive simulation.

REFERENCES

• 1: Technical Summary of the ARC Core. ARC Cores Ltd, 2000. At http://www.arccores.com.
• 2: Paolo Faraboschi , Geoffrey Brown , Joseph A. Fisher , Giuseppe Desoli , Fred Homewood, Lx: a technology platform for customizable VLIW embedded processing, Proceedings of the 27th annual international symposium on Computer architecture, p.203-213, June 2000, Vancouver, British Columbia, Canada
• 3: J. A. Fisher, P. Faraboschi, and G. Desoli. Custom-Fit Processors. Technical report, Hewlett Packard Laboratory, 1501, Page Mill Road, Palo Alto, CA 94304, 1997.
• 4: M. Flynn. EE382 Processor Design: Silicon Area and Cost Models. Course handout, EE382, Stanford Univ., 1999.
• 5: Naji Ghazal , Richard Newton , Jan Rabaey, Predicting performance potential of modern DSPs, Proceedings of the 37th conference on Design automation, p.332-335, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337431]
• 6: Jie Gong , Daniel D. Gajski , Alex Nicolau, A performance evaluator for parameterized ASIC architectures, Proceedings of the conference on European design automation, p.66-71, September 19-23, 1994, Grenoble, France
• 7: G. Goossens, J. Praet, D. Lanneer, W. Geurts, A. Kilfi, C. Liem, and P. Paulin. Embedded Software in Real-Time Signal Processing Systems: Design Technologies. Invited paper, Proceedings of the IEEE, 85(3), March 1997.
• 8: T. Vinod Kumar Gupta , Purvesh Sharma , M Balakrishnan , Sharad Malik, Processor Evaluation in an Embedded Systems Design Environment, Proceedings of the 13th International Conference on VLSI Design, p.98, January 04-07, 2000
• 9: Olivier Hébert , Ivan C. Kraljic , Yvon Savaria, A method to derive application-specific embedded processing cores, Proceedings of the eighth international workshop on Hardware/software codesign, p.88-92, May 2000, San Diego, California, United States [doi>10.1145/334012.334029]
• 10: Mika Kuulusa , Jari Nurmi , Janne Takala , Pasi Ojala , Henrik Herranen, A Flexible DSP Core for Embedded Systems, IEEE Design & Test, v.14 n.4, p.60-68, October 1997 [doi>10.1109/54.632882]
• 11: C. Lee and M. Stoodley. UTDSP BenchMark Suite. 1992. http://www.eecg.toronto.edu/~corinna/DSP/infrastructure/UTDSP.html.
• 12: Steven S. Muchnick, Advanced compiler design and implementation, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1998
• 13: Barry Shackleford , Mitsuhiro Yasuda , Etsuko Okushi , Hisao Koizumi , Hiroyuki Tomiyama , Hiroto Yasuura, Memory-CPU size optimization for embedded system designs, Proceedings of the 34th annual conference on Design automation, p.246-251, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266083]
• 14: J. Turley. Tensilica CPU Bends to Designers' Will. Microprocessor Report, 13(3): 12, March 8 1999.

INDEX TERMS

Primary Classification:
  D. Software
  D.3 PROGRAMMING LANGUAGES
      D.3.4 Processors
          Subjects: Compilers

Additional Classification:
  D. Software
  D.4 OPERATING SYSTEMS
      D.4.7 Organization and Design
          Subjects: Real-time systems and embedded systems

General Terms:
Design

Keywords:
ASIP, customization, embedded, soft cores