Codesign-extended applications

ABSTRACT

We challenge the widespread assumption that an embedded system's functionality can be captured in a single specification and then partitioned among software and custom hardware processors. The specification of some functions in software is very different from the specification of the same function in hardware - too different to conceive of automatically deriving one from the other. We illustrate this concept using a digital camera example. We introduce the idea of codesign-extended applications to deal with the situation, wherein critical functions are written in multiple versions, and integrated such that simple compiler/synthesis flags instantiate a particular version along with the necessary control and communication behavior. By capturing a specification as a codesign-extended application, a designer enables smooth migration among platforms with increasing amounts of on-chip configurable logic.

REFERENCES

• 1: Altera Corporation, ARM-Based Embedded Processor PLDs, August, 2001
• 2: Actel Corporation, Cyclic Redundancy Code Generator Macro v4.0, Actel Corporation, January, 2002.
• 3: Atmel FPSLIC, http://www.atmel.com/atmel/products/prod39.htm.
• 4: A. Balboni , W. Fornaciari , D. Sciuto, Partitioning and Exploration Strategies in the TOSCA Co-Design Flow, Proceedings of the 4th International Workshop on Hardware/Software Co-Design, p.62, March 18-20, 1996
• 5: Thomas H. Cormen , Clifford Stein , Ronald L. Rivest , Charles E. Leiserson, Introduction to Algorithms, McGraw-Hill Higher Education, 2001
• 6: Easics Corporation, http://www.easics.com/webtools/crctool.
• 7: P. Eles, Z. Peng, K. Kuchchinski and A. Doboli. System Level Hardware/Software Partitioning Based on Simulated Annealing and Tabu Search. Kluwer's Design Automation for Embedded Systems, vo12, no 1, pp. 5--32, Jan 1997.
• 8: Esterel Synchronous Language Web Main page, http://www.esterel.org.
• 9: D.D. Gajski and F. Vahid and S. Narayan and J. Gong. SpecSyn: An Environment Supporting the Specify-Explore-Refine Paradigm for Hardware/Software System Design. IEEE Transactions on VLSI Systems, Vol. 6, No. 1, pp. 84--100, 1998.
• 10: Maya B. Gokhale , Janice M. Stone, NAPA C: Compiling for a Hybrid RISC/FPGA Architecture, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.126, April 15-17, 1998
• 11: J. Grode , P. V. Knudsen , J. Madsen, Hardware resource allocation for hardware/software partitioning in the LYCOS system, Proceedings of the conference on Design, automation and test in Europe, p.22-27, February 23-26, 1998, Le Palais des Congrés de Paris, France
• 12: David Harel, Statecharts: A visual formalism for complex systems, Science of Computer Programming, v.8 n.3, p.231-274, June 1, 1987 [doi>10.1016/0167-6423(87)90035-9]
• 13: J. R. Hauser , J. Wawrzynek, Garp: a MIPS processor with a reconfigurable coprocessor, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.12, April 16-18, 1997
• 14: Rachid Helaihel , Kunle Olukotun, Java as a specification language for hardware-software systems, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.690-697, November 09-13, 1997, San Jose, California, United States
• 15: Jouml;rg Henkel , Yanbing Li, Energy-conscious HW/SW-partitioning of embedded systems: a case study on an MPEG-2 encoder, Proceedings of the 6th international workshop on Hardware/software codesign, p.23-27, March 15-18, 1998, Seattle, Washington, United States
• 16: Jörg Henkel, A low power hardware/software partitioning approach for core-based embedded systems, Proceedings of the 36th ACM/IEEE conference on Design automation, p.122-127, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309896]
• 17: C.Y. Huang, G.J. Yu and B.D. Liu. A Hardware Design Approach for Merge-Sorting Network. IEEE International Symposium on Circuits and Systems, 2001, pp. 534--537.
• 18: Kayhan Küçükçakar, An ASIP design methodology for embedded systems, Proceedings of the seventh international workshop on Hardware/software codesign, p.17-21, March 1999, Rome, Italy [doi>10.1145/301177.301190]
• 19: Stephan Olariu , Cristina Pinotti , Si Qing Zheng, An Optimal Hardware-Algorithm for Sorting Using a Fixed-Size Parallel Sorting Device, IEEE Transactions on Computers, v.49 n.12, p.1310-1324, December 2000 [doi>10.1109/12.895849]
• 20: Opencores Web-Site, http://www.opencores.org/
• 21: William H. Press , Saul A. Teukolsky , William T. Vetterling , Brian P. Flannery, Numerical recipes in C (2nd ed.): the art of scientific computing, Cambridge University Press, New York, NY, 1992
• 22: Proceler. http://www.proceler.com.
• 23: C. Snyder. FPGA Processors Ready for Takeoff. Microprocessor Report, November 2000, pp. 25--29.
• 24: SpecC Technology Open Consortium Web Page, http://www.specc.gr.jp/eng/index.htm.
• 25: Greg Stitt , Brian Grattan , Jason Villarreal , Frank Vahid, Using On-Chip Configurable Logic to Reduce Embedded System Software Energy, Proceedings of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.143, September 22-24, 2002
• 26: SystemC Homepage, http://www.systemc.org/
• 27: Triscend Corporation, http://www.triscend.com, 2002.
• 28: G. Vanmeerbeeck , P. Schaumont , S. Vernalde , M. Engels , I. Bolsens, Hardware/software partitioning of embedded system in OCAPI-xl, Proceedings of the ninth international symposium on Hardware/software codesign, p.30-35, April 2001, Copenhagen, Denmark [doi>10.1145/371636.371665]
• 29: M. Wan, Y. Ichikawa, D. Lidsky, J. Rabaey. An energy conscious methodology for early design exploration of heterogeneous DSPs. Proceedings of the IEEE 1998 Custom Integrated Circuits Conference, p. 111--117, Santa Clara, May 1998.
• 30: Xilinx Corporation, Virtex-ll Pro Platform FPGA Handbook, January 31, 2002
• 31: J. Zhu, R. Domer, and D. D. Gajski. Syntax and Semantics of the SpecC Language. In Proceedings of the SASIMI Workshop, pages 75--82, 1997.

INDEX TERMS

Primary Classification:
  D. Software
  D.4 OPERATING SYSTEMS
      D.4.7 Organization and Design
          Subjects: Real-time systems and embedded systems

Additional Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.2 Multiple Data Stream Architectures (Multiprocessors)

General Terms:
Design

Keywords:
configurable logic, hardware/software cospecification, hardware/software partitioning, platform-based design, system-on-a-chip