Robust and passive model order reduction for circuits containing susceptance elements

ABSTRACT

Numerous approaches have been proposed to address the overwhelming modeling problems that result from the emergence of magnetic coupling as a dominant performance factor for ICsand packaging. Firstly, model order reduction (MOR) methods have been extended to robustly capture very high frequency behaviors for large RLC systems via methods such as PRIMA[8] with guaranteed passivity. In addition, new models of the magnetic couplings in terms of susceptance (inverse of inductance) have shown great promise for robust sparsification of otherwise intractable inductance coupling-matrix problems [3--5]. However, model order reduction via PRIMA for circuits that include susceptance elements does not guarantee passivity. Moreover, susceptance elements are incompatible with the path tracing algorithms that provide the fundamental runtime efficiency of RICE [10]. In this paper a novel MOR algorithm, SMOR, is proposed as an extension of ENOR [11] which exploits the matrix properties of susceptance-based circuits for runtime efficiency, and provides for a numerically stable, provably passive MOR using a new or-thonormalization strategy.

REFERENCES

• 1: D. Ling and A. Ruehli, Circuit Analysis, Simulation and Design -- Advances in CAD for VLSI, Vol. 3, Part II, Chapter 11, Elsevier Science Publisher B. V., North-Holland, 1987
• 2: Byron Krauter , Lawrence T. Pileggi, Generating sparse partial inductance matrices with guaranteed stability, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.45-52, November 05-09, 1995, San Jose, California, United States
• 3: M. Beattle , L. Pileggi, Efficient inductance extraction via windowing, Proceedings of the conference on Design, automation and test in Europe, p.430-436, March 2001, Munich, Germany
• 4: Anirudh Devgan , Hao Ji , Wayne Dai, How to efficiently capture on-chip inductance effects: introducing a new circuit element K, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 5: Z. Zheng , L. Pileggi , M. Beattie , B. Krauter, Window-Based Susceptance Models for Large-Scale RLC Circuit Analyses, Proceedings of the conference on Design, automation and test in Europe, p.628, March 04-08, 2002
• 6: L. T. Pillage and R. A. Rohrer, "Asymptotic Waveform Evaluation for timing analysis," IEEE Trans. on CAD, vol 9, no 4, pp. 352--366, Apr. 1990
• 7: P. Feldmann and R. W. Freund, "Efficient Linear Circuit Analysis by Padé Approximation via the Lanczos Process, "IEEE Trans. on CAD, vol. 14, pp. 639--49, May 1995
• 8: A. Odabasioglu, M. Celik and L. T. Pileggi, "PRIMA: Passive Reduced-Order Interconnect Macromodeling Algorithm," IEEE Trans. on CAD, vol. 17, no. 8, pp. 645--654, August 1998
• 9: Altan Odabasioglu , Lawrence T. Pileggi, Prima: passive reduced order interconnect macromodeling algorithm, 1999
• 10: C. L. Ratzlaff and L. T. Pillage, "RICE: Rapid Interconnect Circuit Evaluation Using AWE," IEEE Trans. on CAD, vol. 13, no. 6, pp. 763--776, Jun. 1994
• 11: Bernard N. Sheehan, ENOR: model order reduction of RLC circuits using nodal equations for efficient factorization, Proceedings of the 36th ACM/IEEE conference on Design automation, p.17-21, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309855]
• 12: M. Celik, L. Pileggi, and A. Odabasioglu, IC Interconnect Analysis, Kluwer Academic Publishers, 2002.
• 13: Alan George , Joseph W. Liu, Computer Solution of Large Sparse Positive Definite, Prentice Hall Professional Technical Reference, 1981
• 14: T. Zhang, G.H. Golub, and K.H. Law. "Eigenvalue Perturbation and Generalized Krylov Subspace Method," Technical Report SCCM-98-01, Department of Computer Science, Stanford University, 1998.
• 15: Matlab User's Guide, The Math Works, Inc., Natick, MA, 2000

INDEX TERMS

Primary Classification:
  I. Computing Methodologies
  I.1 SYMBOLIC AND ALGEBRAIC MANIPULATION
      I.1.2 Algorithms
          Subjects: Analysis of algorithms

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
          Subjects: Layout

  D. Software
  D.3 PROGRAMMING LANGUAGES
      D.3.4 Processors
          Subjects: Run-time environments

General Terms:
Algorithms, Experimentation, Theory