WTA: waveform-based timing analysis for deep submicron circuits

ABSTRACT

Existing static timing analyzers make several assumptions about circuits, implicitly trading off accuracy for speed. In this paper we examine the validity of these assumptions, notably the slope approximation to waveforms, single-input transitions, and the choice of a propagating signal based on a single voltage-time point. We provide data on static CMOS gates that show delays obtained in this way can be optimistic by more than 30%. We propose a new approach, Waveform-based Timing Analysis that employs a state-of-the-art circuit simulator as the underlying delay modeler. We show that such an approach can achieve more accurate delays than slope-based timing analyzers at a computation cost that still allows iterations between design modification and delay analysis.

REFERENCES

• 1: J. Ousterhout, "A Switch-Level Timing Verifier for Digital MOS VLSI," IEEE Trans. On Computer-Aided Design, Vol. CAD-4, No. 3, July 1985, pp. 336--349.
• 2: N. Jouppi, "Timing Analysis and Performance Improvement of MOS VLSI Designs," IEEE Trans. On Computer Aided Design, Vol. CAD-6, No. 4, July 1987, pp. 650--665.
• 3: Seung H. Hwang , Young H. Kim , A. R. Newton, An accuration delay modeling technique for switch-level timing verification, Proceedings of the 23rd ACM/IEEE conference on Design automation, p.227-233, July 1986, Las Vegas, Nevada, United States
• 4: M. Dagenais, S. Gaiotti and N. Rumin, "Transistor-Level Estimation of Worst-Case Delays in MOS VLSI Circuits," IEEE Trans. On Computer-Aided Design, Vol 11, No. 3, March 1992, pp. 384--395.
• 5: Vinod Narayanan , Barbara A. Chappell , Bruce M. Fleischer, Static timing analysis for self resetting circuits, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.119-126, November 10-14, 1996, San Jose, California, United States
• 6: David Blaauw , Vladimir Zolotov , Savithri Sundareswaran , Chanhee Oh , Rajendran Panda, Slope propagation in static timing analysis, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 7: Madhav P. Desai, A systematic technique for verifying critical path delays in a 300MHz Alpha CPU design using circuit simulation, Proceedings of the 33rd annual conference on Design automation, p.125-130, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240542]
• 8: A. Kayssi, K. Sakallah, and T. Mudge, "The Impact of Signal Transition Time on Path Delay Computation," IEEE Trans. on Circuits and Systems -II: Analog and Digital Signal Processing, Vol. 40, No. 5, May 1993, pp. 302--309.
• 9: S. Sun, D. Du and H Chen, "Efficient Timing Analysis for CMOS Circuits Considering Data Dependent Delays," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 17, No. 6, June 1998, pp. 546--552.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.3 MEMORY STRUCTURES
      B.3.1 Semiconductor Memories

Additional Classification:
  G. Mathematics of Computing
  G.1 NUMERICAL ANALYSIS
      G.1.9 Integral Equations
          Subjects: Delay equations

  I. Computing Methodologies
  I.1 SYMBOLIC AND ALGEBRAIC MANIPULATION
      I.1.2 Algorithms
          Subjects: Analysis of algorithms
  I.5 PATTERN RECOGNITION
      I.5.4 Applications
          Subjects: Waveform analysis

General Terms:
Algorithms, Design, Theory