A Case for CMOS/nano co-design

ABSTRACT

The challenge of extending Moore's Law past the physical and economic barriers of present semiconductor technologies calls for novel nanoelectronic solutions. Circuits composed of mixed silicon semiconductors and nanoelectronics can provide a means for gradually switching technology paradigms. We suggest a design methodology to accompany this concept. Furthermore, we explore design tradeoffs for a nanoscale crossbar technology that supports CMOS/nano co-design.

REFERENCES

• 1: "International technology roadmap for semiconductors 2001 edition,".
• 2: "Technology roadmap for nanoelectronics 2000 edition. http://www.cordis.lu/esprit/src/melna-rm.htm,".
• 3: C. P. Collier, E. W. Wong, M. Belohradsky, F. M. Raymo, J. F. Stoddart, P. J. Kuekes, R. S. Williams, and J. R. Heath, "Electronically configurable molecular-based logic gates," Science, vol. 285, pp. 391--394, July 1999.
• 4: P. J. Kuekes, J. R. Heath, and R. S. Williams, "Molecular wire crossbar memory," US Patent, number 6128214 (Hewlett-Packard), October 2000.
• 5: Y. Huang, X. Duan, Y. Cui, L. J. Lauhon, K. Kim, and C. M. Lieber, "Logic gates and computation from assembled nanowire building blocks," Science, vol. 294, pp. 1313--1316, November 2001.
• 6: P. J. Kuekes, J. R. Heath, and R. S. Williams, "Molecular-wire crossbar interconnect (MWCI) for signal routing and communications," US Patent, number 6314019 (Hewlett-Packard), November 2001.
• 7: P. J. Kuekes and R. S.Williams, "Demultimplexer for a molecular wire crossbar network (MWCN DEMUX)," US Patent, number 6256767 (Hewlett-Packard), July 2001.
• 8: A. R. Pease, J. O. Jeppesen, J. F. Stoddart, Y. Luo, C. P. Collier, and J. R. Heath, "Switching devices based on interlocked molecules," Acc. Chem Res., vol. 34, no. 6, pp. 433--444, 2001.
• 9: Y. Cui and C. M. Lieber, "Functional nanoscale electronic devices assembled using silicon nanowire building blocks," Science, vol. 291, pp. 851--853, February 2001.
• 10: W. J. Gallagher, J. H. Kaufman, S. S. Papworth, and R. E. Scheuerlein, "Magnetic memory array using magnetic tunnel junction devices in the memory cells," US Patent, number 5640343 (IBM), June 1997.
• 11: Seth Copen Goldstein , Mihai Budiu, NanoFabrics: spatial computing using molecular electronics, Proceedings of the 28th annual international symposium on Computer architecture, p.178-191, June 30-July 04, 2001, Göteborg, Sweden
• 12: A. DeHon, "Array-based architecture for molecular electronics," in 1st Workshop on Non-Silicon Computation (NSC-1), 2002.
• 13: Y. Huang, X. Duan, Q. Wei, and C. M. Lieber, "Directed assembly of one-dimensional nanostructures into functional networks," Science, vol. 291, pp. 630--633, January 2001.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.3 MEMORY STRUCTURES
      B.3.1 Semiconductor Memories

Additional Classification:
  C. Computer Systems Organization
  C.2 COMPUTER-COMMUNICATION NETWORKS
      C.2.1 Network Architecture and Design
          Subjects: Circuit-switching networks

  J. Computer Applications
  J.2 PHYSICAL SCIENCES AND ENGINEERING
      Subjects: Electronics

General Terms:
Design, Documentation