Design of pipeline analog-to-digital converters via geometric programming

ABSTRACT

In this paper we present a method for the design of analog-todigital converters (ADCs). This method computes the sizes of the different components (transistors, capacitors, etc.) in a predefined ADC topology so that the design specifications are met in the desired process technology.The method is based on formulating the ADC design constraints such as specifications on power, signal-to-noise ratio (SNR), area, and sampling frequency in special convex form in terms of the component sizes of the ADC and intermediate design variables. More specifically, we cast the problem of sizing the components of the ADC as a geometric program. Therefore, all design constraints are formulated as posynomial inequality or monomial equality constraints. Very efficient numerical algorithms are then used to solve the resulting geometric program and to compute the component sizes of an ADC that meets the desired specifications. The synthesis method is fast, and determines the globally optimal design; in particular the final solution is completely independent of the starting point (which can even be infeasible), and infeasible specifications are unambiguously detected.This paper introduces the concept of hierarchical problem formulation within a geometric programming framework. This modular formulation allows a high re-use of the ADC posynomial model.

REFERENCES

• 1: Beth Martin, Electronic design automation, IEEE Spectrum, v.36 n.1, p.57-61, Jan. 1999 [doi>10.1109/6.738327]
• 2: G. Gielen and R. Rutenbar. Computer-aided design of analog and mixed-signal integrated circuits. Proceedings of the IEEE, 88(12):1825--1852, December 2000.
• 3: E. S. Ochotta, R. A. Rutenbar, and L. R. Carley. Synthesis of high-performance analog circuits in ASTRX/OBLX. IEEE Transactions on Computer-Aided Design, 15:273--293, March 1996.
• 4: W. Nye, D. C. Riley, A. Sangiovanni-Vincentelli, and A. L. Tits. DELIGHT.SPICE: An optimization-based system for the design of integrated circuits. IEEE Transactions on Computer-Aided Design, 7:501--518, April 1988.
• 5: Michael Krasnicki , Rodney Phelps , Rob A. Rutenbar , L. Richard Carley, MAELSTROM: efficient simulation-based synthesis for custom analog cells, Proceedings of the 36th ACM/IEEE conference on Design automation, p.945-950, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.310104]
• 6: M. G. R. Degrauwe, O. Nys, E. Dijkstra, J. Rijmenants, S. Bitz, B. L. A. G. Goffart, E. A. Vittoz, S. Cserveny, C. Meixenberger, G. Van Der Stappen, and H. J. Oguey. IDAC: An interactive design tool for analog CMOS circuits. IEEE Journal of Solid-State Circuits, 22:1106--115, December 1987.
• 7: M. G. R. Degrauwe, B. L. A. G. Goffart, C. Meixenberger, M. L. A. Pierre, J. B. Litsios, J. Rijmenants, O. J. A. P. Nys, E. Dijkstra, B. Joss, M. K. C. Meyvaert, T. R. Schwarz, and M. D. Pardoen. Towards an analog system design environment. IEEE Journal of Solid-State Circuits, 24:1587--1597, December 1989.
• 8: R. Harjani, R. A. Rutenbar, and L. R. Carley. OASYS: A framework for analog circuit synthesis. IEEE Transactions on Computer-Aided Design, 8:1247--1265, December 1989.
• 9: Z. Ning, T. Mouthaan, and H. Wallinga. SEAS: A simulated evolution approach for analog circuit synthesis. In Proceedings IEEE Custom Integrated Circuits Conference, pages 5.2.1--5.2.4, 1991.
• 10: H. Y. Koh, C. H. Séquin, and P. R. Gray. OPASYN: A compiler for CMOS operational amplifiers. IEEE Transactions on Computer-Aided Design, 9:113--125, February 1990.
• 11: G. G. E. Gielen, H. C. C. Walscharts, and W. M. C. Sansen. Analog circuit design optimization based on symbolic simulation and simulated annealing. IEEE Journal of Solid-State Circuits, 25:707--713, June 1990.
• 12: Maria del Mar Hershenson , Stephen P. Boyd , Thomas H. Lee, GPCAD: a tool for CMOS op-amp synthesis, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.296-303, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.288628]
• 13: Maria del Mar Hershenson , Sunderarajan S. Mohan , Stephen P. Boyd , Thomas H. Lee, Optimization of inductor circuits via geometric programming, Proceedings of the 36th ACM/IEEE conference on Design automation, p.994-998, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.310112]
• 14: F. Medeiro, B. Pérez-Verdú, A. Rodríguez-Vázquez, and J. L. Huertas. Towards an analog system design environment. IEEE Journal of Solid-State Circuits, 30:762--772, July 1995.
• 15: The Mathworks. Matlab 6.1. http://www.mathworks.com/products/matlab/.
• 16: R. J. Duffin, E. L. Peterson, and C. Zener. Geometric Programming --- Theory and Applications. Wiley, 1967.
• 17: Stephen Boyd , Lieven Vandenberghe, Convex Optimization, Cambridge University Press, New York, NY, 2004
• 18: K. O. Kortanek. Geometric programming tutorial. Technical report, INFORMS, San Diego, CA, May 1997.
• 19: K. O. Kortanek , Xiaojie Xu , Yinyu Ye, An infeasible interior-point algorithm for solving primal and dual geometric programs, Mathematical Programming: Series A and B, v.76 n.1, p.155-181, Jan. 2, 1997 [doi>10.1007/BF02614382]
• 20: B. Wooley. EE315 course notes. Stanford University, CA, April 2001.
• 21: J. M. Ingino. Continuous calibration for high-accuracy A/D conversion. PhD thesis, Stanford University, March 1999.
• 22: K. Nagaraj. High-speed pipeline A/D converters. Notes for MEAD Microelectronics course on high-speed data converters, November 2001.
• 23: B. Razavi. Principles of Data Conversion. IEEE, Press, Piscataway, 1994.
• 24: Walter Daems , Georges Gielen , Willy Sansen, Simulation-based automatic generation of signomial and posynomial performance models for analog integrated circuit sizing, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
• 25: D. W. Cline. Noise, speed and power tradeoffs in pipelined Analog to Digital Converters. PhD thesis, University of California, Berkeley, May 1998.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Input/output circuits

Additional Classification:
  B. Hardware
  B.4 INPUT/OUTPUT AND DATA COMMUNICATIONS
      B.4.3 Interconnections (subsystems)
          Subjects: Topology (e.g., bus, point-to-point)

  G. Mathematics of Computing
  G.1 NUMERICAL ANALYSIS
      G.1.0 General
          Subjects: Numerical algorithms

General Terms:
Algorithms, Experimentation, Theory