INDUCTWISE: inductance-wise interconnect simulator and extractor

ABSTRACT

We develop a robust, efficient, and accurate tool, which integrates inductance extraction and simulation, called INDUCTWISE. This paper advances the state-of-the-art inductance extraction and simulation techniques and contains two major parts. In the first part, INDUCTWISE extractor, we discover the recently proposed inductance matrix sparsification algorithm, the K-method[1], albeit its great benefits of efficiency, has a major flaw on the stability. We provide both a counter example and a remedy for it. A window section algorithm is also presented to preserve the accuracy of the sparsification method. The second part, INDUCTWISE simulator, demonstrates great efficiency of integrating the nodal analysis formulation with the improved K-method. Experimental results show that INDUCTWISE has over 250x speedup compared to SPICE3. The proposed sparsification algorithm accelerates the simulator another 175x and speeds up the extractor 23.4x within 0.1% of error. INDUCTWISE can extract and simulate an 118K-conductor RKC circuit within 18 minutes. It has been well tested and released on the web for public usage. (http://vlsi.ece.wisc.edu/Inductwise.htm)

REFERENCES

• 1: Hao Ji , Anirudh Devgan , Wayne Dai, KSim: a stable and efficient RKC simulator for capturing on-chip inductance effect, Proceedings of the 2001 conference on Asia South Pacific design automation, p.379-384, January 2001, Yokohama, Japan [doi>10.1145/370155.370415]
• 2: Michael W. Beattie , Lawrence T. Pileggi, Inductance 101: modeling and extraction, Proceedings of the 38th conference on Design automation, p.323-328, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.378500]
• 3: Kaushik Gala , David Blaauw , Junfeng Wang , Vladimir Zolotov , Min Zhao, Inductance 101: analysis and design issues, Proceedings of the 38th conference on Design automation, p.329-334, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.378501]
• 4: A.E. Ruehli. Inductance calculatioin in a complex integrated curcuit environment. IBM Journal of Research and Development, pages 470--481, September 1972.
• 5: M. Kamon , M. J. Tsuk , J. White, FastHenry: a multipole-accelerated 3-D inductance extraction program, Proceedings of the 30th international conference on Design automation, p.678-683, June 14-18, 1993, Dallas, Texas, United States [doi>10.1145/157485.165090]
• 6: Shen Lin , John P. Lillis, Interconnect Analysis and Synthesis, John Wiley & Sons, Inc., New York, NY, 1999
• 7: Zhijiang He , Mustafa Celik , Lawrence Pileggi, SPIE: sparse partial inductance extraction, Proceedings of the 34th annual conference on Design automation, p.137-140, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266050]
• 8: Byron Krauter , Lawrence T. Pileggi, Generating sparse partial inductance matrices with guaranteed stability, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.45-52, November 05-09, 1995, San Jose, California, United States
• 9: K.L. Shepard and Z. Tian. Return-limited inductances: A practical approach to on-chip inductance extraction. IEEE Trans. on Computer Aided Design of Integrated Ciurcuits and Systems, 19(4):425--436, April 2000.
• 10: Kaushik Gala , Vladimir Zolotov , Rajendran Panda , Brian Young , Junfeng Wang , David Blaauw, On-chip inductance modeling and analysis, Proceedings of the 37th conference on Design automation, p.63-68, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337313]
• 11: Michael W. Beattie , Lawrence T. Pileggi, Modeling magnetic coupling for on-chip interconnect, Proceedings of the 38th conference on Design automation, p.335-340, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.378504]
• 12: Anirudh Devgan , Hao Ji , Wayne Dai, How to efficiently capture on-chip inductance effects: introducing a new circuit element K, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 13: http://whatis.techtarget.com/definition/0,sid9_gci531197,00.html.
• 14: Z. Zheng , L. Pileggi , M. Beattie , B. Krauter, Window-Based Susceptance Models for Large-Scale RLC Circuit Analyses, Proceedings of the conference on Design, automation and test in Europe, p.628, March 04-08, 2002
• 15: Tsung-Hao Chen , Charlie Chung-Ping Chen, Efficient large-scale power grid analysis based on preconditioned krylov-subspace iterative methods, Proceedings of the 38th conference on Design automation, p.559-562, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379023]
• 16: L.W. Nagel. Spice2: A computer program to simulate semiconductor circuits. U.C. Berkely, ERL Memo ERL-M520, 1975.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Algorithms implemented in hardware

Additional Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.2 Performance Analysis and Design Aids

  F. Theory of Computation
  F.2 ANALYSIS OF ALGORITHMS AND PROBLEM COMPLEXITY
      F.2.1 Numerical Algorithms and Problems
          Subjects: Computations on matrices

General Terms:
Design, Performance, Theory