Theoretical and practical validation of combined BEM/FEM substrate resistance modeling

ABSTRACT

In mixed-signal designs, substrate noise originating from the digital part can seriously influence the functionality of the analog part. As such, accurately modeling the properties of the substrate as a noise-propagator is becoming ever more important. A model can be obtained through the Finite Element Method (FEM) or the Boundary Element Method (BEM). The FEM performs a full 3D discretization of the substrate, which makes this method very accurate and flexible but also slow. The BEM only discretizes the contact areas on the boundary of the substrate, which makes it less flexible, but significantly faster. A combination between BEM and FEM can be efficient when we need flexibility and speed at the same time. This paper briefly describes the BEM and the FEM and their combination, but mainly concentrates on the theoretical validation of the combined method and the experimental verification through implementation in the SPACE layout to circuit extractor and comparison with commercial BEM and FEM tools.

REFERENCES

• 1: R. Gharpurey and R.G. Meyer, "Modeling and Analysis of Substrate Coupling in Integrated Circuits," IEEE Journal of Solid-State Circuits, vol. 31, pp. 344--353, Mar. 1996.
• 2: Nishath K. Verghese , Timothy J. Schmerbeck , David J. Allstot, Simulation Techniques and Solutions for Mixed-Signal Coupling in Integrated Circuits, Kluwer Academic Publishers, Norwell, MA, 1995
• 3: R. Singh, "A Review of Substrate Coupling Issues and Modeling Strategies," in Proc. CICC, pp. 491--498, May 1999.
• 4: F.J.R. Clement, E. Zysman, M. Kayal, and M. Declercq, "LAYIN: Toward a global solution for parasitic coupling modeling and visualization," in Proc. IEEE Custom Integrated Circuits Conference, pp. 537--540, May 1994.
• 5: Kevin J. Kerns , Ivan L. Wemple , Andrew T. Yang, Stable and efficient reduction of substrate model networks using congruence transforms, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.207-214, November 05-09, 1995, San Jose, California, United States
• 6: X. Aragones, J.L. Gonzalez, and A. Rubio, Analysis and Solutions for Switching Noise Coupling in Mixed-Signal ICs. Boston: Kluwer Academic Publishers, 1999.
• 7: P. Miliozzi, L. Carloni, E. Charbon, and A. Sangiovanni-Vincentelli, "SubWave: a Methodology for Modeling Digital Substrate Noise in Mixed-Signal IC's." Proceedings IEEE CICC, pp. 385--388, 1996.
• 8: M. Pfost, H.M. Rein, and T. Holzwarth, "Modeling Substrate Effects in the Design of High-Speed Si-Bipolar IC's." IEEE Journal on Solid-State Circuits, vol. 31, pp. 1493--1501, Oct. 1996.
• 9: D.K. Su, M.J. Loinaz, S. Masui, and B.A. Wooley, "Experimental Results and Modeling Techniques for Substrate Noise in Mixed-Signal Integrated Circuits," IEEE Journal of Solid-State Electronics, vol. 28, pp. 420--430, Apr. 1993.
• 10: T. Smedes , N. P. van der Meijs , A. J. van Genderen, Extraction of circuit models for substrate cross-talk, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.199-206, November 05-09, 1995, San Jose, California, United States
• 11: E. Schrik , N. P. van der Meijs, Combined BEM/FEM substrate resistance modeling, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514111]
• 12: G. Strang and G.J. Fix, An Analysis of the Finite Element Method. Englewood Cliffs: Prentice-Hall, Inc., 1973.
• 13: J.E. Hall, D.E. Hocevar, P. Yang, and M.M. McGraw, "SPIDER - A CAD System for Modeling VLSI Metallization Patterns," IEEE Transactions on CAD, vol. 6, pp. 1023--1031, Nov. 1987.
• 14: C.A. Brebbia, The Boundary Element Method for Engineers. Plymouth: Pentech Press, 1978.
• 15: Roger F. Harrington, Field Computation by Moment Methods, Krieger Publishing Co., Inc., Melbourne, FL, 1982
• 16: E. B. Nowacka and N. P. van der Meijs, "The Hybrid Element Method for Capacitance Extraction in a VLSI Layout Verification System," in Software for Electrical Engineering Analysis and Design (Proc. ELECTROSOFT '96) (P.P. Silvester, ed.), (Pisa, Italy), pp. 125--134, Computational Mechanics Publications, May 1996.
• 17: E. B. Nowacka, P. Dewilde, and T. Smedes, "A Hybrid Element Method for Calculation of Capacitances from the Layout of Integrated Circuits," in Boundary Element Technology XI (Proc BETECH 96) (R. C. Ertekin, C. A. Brebbia, M. Tanak, and R. Shaw, eds.), (Hawai, U.S.A.), pp. 415--425, Computational Mechanics Publications, May 1996.
• 18: F. Beeftink, A.J. van Genderen, N.P. van der Meijs, and J. Poltz, "Deep-Submicron ULSI Parasitics Extraction Using Space," in Design, Automation and Test in Europe Conference 1998, Designer Track, pp. 81--86, Feb. 1998.
• 19: Momentum, a 2.5 D EM Simulator by Agilent EEsof, see http://eesof.tm.agilent.com.
• 20: Davinci (Taurus), a 3D Device simulator by Synopsys, see http://www.synopsys.com.

INDEX TERMS

Primary Classification:
  H. Information Systems
  H.5 INFORMATION INTERFACES AND PRESENTATION (I.7)
      H.5.5 Sound and Music Computing
          Subjects: Signal analysis, synthesis, and processing

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Microprocessors and microcomputers

  C. Computer Systems Organization
  C.2 COMPUTER-COMMUNICATION NETWORKS
      C.2.1 Network Architecture and Design
          Subjects: Circuit-switching networks

  J. Computer Applications
  J.2 PHYSICAL SCIENCES AND ENGINEERING
      Subjects: Electronics

General Terms:
Design, Performance, Theory