Repeater and current-sensing hybrid circuits for on-chip interconnects

ABSTRACT

Designing interconnects is becoming an increasingly challenging problem with a few solutions. In this paper hybrid circuit based on the well known delay-optimal repeaters and the recently proposed differential current-sensing is presented. Comparison in terms of delay, power and area is drawn between various versions of the hybrid circuit with delay-optimal repeater insertion and differential current sensing in order to derive at the best possible solution. It is shown that driving 25% of the wire with repeaters and remaining with current-sensing is the best solution from delay standpoint (about 30% faster than delay-optimal repeaters). Not only do hybrid circuits consume less area, they are also a more acceptable solution from placement point of view due to fewer repeaters and a long segment of uninterrupted wire. Static power consumption inherited from differential current-sensing is the biggest drawback of the hybrid circuits.

REFERENCES

• 1: H. B. Bakoglu. Circuits, Interconnections and Packaging for VLSI. Addison-Wesley Publishing Company, 1990.
• 2: R. Bashirullah, W. Liu, and R. Cavin III. Delay and power model for current-mode signaling in deep submicron global interconnects. In Proc. of Custom Integrated Circuits Conference, pages 513--516, 2002.
• 3: Jason Cong , Tianming Kong , David Zhigang Pan, Buffer block planning for interconnect-driven floorplanning, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.358-363, November 07-11, 1999, San Jose, California, United States
• 4: William J. Dally , John W. Poulton, Digital systems engineering, Cambridge University Press, New York, NY, 1998
• 5: A. Maheshwari and W. Burleson. Differential current-sensing for on-chip global interconnects. submitted to IEEE Transactions on VLSI systems.
• 6: A. Maheshwari and W. Burleson. Current-sensing for global interconnects, secondary design issues: Analysis and solutions. In Proc. of International Workshop on Power and Timing Modeling, Optimization and Simulation, pages 4.4.1--4.4.10, 2001.
• 7: Atul Maheshwari , Wayne Burleson, Current Sensing Techniques for Global Interconnects in Very Deep Submicron(VDSM) CMOS, Proceedings of the IEEE Computer Society Workshop on VLSI 2001, p.66, April 19-20, 2001
• 8: A. Maheshwari, S. Srinivasaraghavan, and W. Burleson. Quantifying the impact of current-sensing on interconnect delays trends. In Proc. of IEEE ASIC/SOC Conference. 461-465, 2002.
• 9: Jason Cong , Zhigang Pan , Lei He , Cheng-Kok Koh , Kei-Yong Khoo, Interconnect design for deep submicron ICs, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.478-485, November 09-13, 1997, San Jose, California, United States
• 10: D. A. Priore. Inductance on silicon for sub-micron CMOS VLSI. In Proc. of the IEEE Symposium on VLSI Circuits, pages 17--18, 1993.
• 11: M. Sinha and W. Burleson. Current-sensing in crossbars. In Proc. of IEEE ASIC/SOC Conference, pages 25--29, 2001.
• 12: Dennis Sylvester , Kurt Keutzer, Getting to the bottom of deep submicron II: a global wiring paradigm, Proceedings of the 1999 international symposium on Physical design, p.193-200, April 12-14, 1999, Monterey, California, United States [doi>10.1145/299996.300073]
• 13: Kevin T. Tang , Eby G. Friedman, Interconnect coupling noise in CMOS VLSI circuits, Proceedings of the 1999 international symposium on Physical design, p.48-53, April 12-14, 1999, Monterey, California, United States [doi>10.1145/299996.300020]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.m Miscellaneous

General Terms:
Design

Keywords:
area, delay, interconnect circuits, power