Unification of basic retiming and supply voltage scaling to minimize dynamic power consumption for synchronous digital designs

ABSTRACT

We address the problem of minimizing dynamic power consumption for single-phase synchronous digital designs, under timing constraints, using an unification of basic retiming and supply voltage scaling. We assume that the number of supply voltages and their values are known for each computation element. Our main objective is then to change the location of registers using basic retiming while maximizing the number of computation elements off critical paths that can operate under a low available supply voltage, and can lead to a maximum dynamic power saving. We address the problem at the system-level. We formulate the problem as a Mixed Integer Linear Program (MILP). The exact optimal solution for the problem is then guaranteed. We also devise an algorithm to compute bounds on the values assigned by basic retiming to each computational element. Besides helping to find the optimal solution to the problem, these bounds also allow to reduce the run-time for finding this solution. The proposed approach can produce converter-free designs and can also minimize short-circuit power consumption. Experimental results have shown that dynamic power consumption can be reduced by factors that range from 2.78% to 37.24% for single-phase designs with minimal clock period. For these experimental results, the run-time for solving the MILP is under 2min.

REFERENCES

• 1: N. Chabini, I. Chabini, E.-M. Aboulhamid, and Y. Savaria, "Methods for Minimizing Dynamic Power Consumption in Synchronous Designs with Multiple Supply Voltages," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, V.22, N.3, 2003, pp. 346--351.
• 2: --, "An Approach for Integrating Retiming and Supply Voltage Scaling to Minimize Power Consumption for Synchronous Digital Designs," Tech. Rep., 2002, DIRO, Univ. of Montreal.
• 3: Jui-Ming Chang , Massoud Pedram, Energy minimization using multiple supply voltages, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.4, p.436-443, Dec. 1997 [doi>10.1109/92.645070]
• 4: C. E. Leiserson and J.B. Saxe, "Retiming Synchronous Circuitry," Algorithmica, Jan., 1991.
• 5: The LP_Solve Tool: ftp://ftp.ics.ele.tue.nl/pub/lp_solve/
• 6: M. Papaefthymiou , K. Lalgudi, Fixed-phase retiming for low power design, Proceedings of the 1996 international symposium on Low power electronics and design, p.259-264, August 12-14, 1996, Monterey, California, United States
• 7: José Monteiro , Srinivas Devadas , Abhijit Ghosh, Retiming sequential circuits for low power, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.398-402, November 07-11, 1993, Santa Clara, California, United States
• 8: Anand Raghunathan , Niraj K. Jha , Sujit Dey, High-Level Power Analysis and Optimization, Kluwer Academic Publishers, Norwell, MA, 1998
• 9: Kimiyoshi Usami , Mark Horowitz, Clustered voltage scaling technique for low-power design, Proceedings of the 1995 international symposium on Low power design, p.3-8, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224083]
• 10: Y.-J. Yeh, S.-Y. Kuo, and J.-Y. Jou, "Converter-Free Multiple-Voltage Scaling Techniques for Low-Power CMOS Digital Design," IEEE Trans. on CAD, V.20, N.1, 2001, pp.172--6.
• 11: Mutsunori Igarashi , Kimiyoshi Usami , Kazutaka Nogami , Fumihiro Minami , Yukio Kawasaki , Takahiro Aoki , Midori Takano , Chiharo Mizuno , Takashi Ishikawa , Masahiro Kanazawa , Shinji Sonoda , Makoto Ichida , Naoyuki Hatanaka, A low-power design method using multiple supply voltages, Proceedings of the 1997 international symposium on Low power electronics and design, p.36-41, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263279]
• 12: Trevor Pering , Thomas Burd , Robert Brodersen, Voltage scheduling in the IpARM microprocessor system, Proceedings of the 2000 international symposium on Low power electronics and design, p.96-101, July 25-27, 2000, Rapallo, Italy [doi>10.1145/344166.344530]
• 13: Salil Raje , M. Sarrafzadeh, Scheduling with multiple voltages, Integration, the VLSI Journal, v.23 n.1, p.37-59, Oct. 1997 [doi>10.1016/S0167-9260(97)00013-8]
• 14: K. Roy, Wei Liqiong, Chen Zhanping, "Multiple-Vdd multiple-Vth CMOS (MVCMOS) for low power applications," Proceedings of IEEE International Symposium on Circuits and Systems, Vol.1, 1999, pp. 366--370.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.0 GENERAL

General Terms:
Design, Performance

Keywords:
CMOS, digital design, performance, power consumption, retiming, supply voltage scaling