SIGMA: a simulator infrastructure to guide memory analysis

ABSTRACT

In this paper we present SIGMA (Simulation Infrastructure to Guide Memory Analysis), a new data collection framework and family of cache analysis tools. The SIGMA environment provides detailed cache information by gathering memory reference data using software-based instrumentation. This infrastructure can facilitate quick probing into the factors that influence the performance of an application by highlighting bottleneck scenarios including: excessive cache/TLB misses and inefficient data layouts. The tool can also assist in perturbation analysis to determine performance variations caused by changes to architecture or program. Our validation tests using the SPEC Swim benchmark show that most of the performance metrics obtained with SIGMA are within 1% of the metrics obtained with hardware performance counters, with the advantage that SIGMA provides performance data on a data structure level, as specified by the programmer.

REFERENCES

• 1: Luiz A. de Rose , Daniel A. Reed, SvPablo: A Multi-Language Architecture-Independent Performance Analysis System, Proceedings of the 1999 International Conference on Parallel Processing, p.311, September 21-24, 1999
• 2: D. Reed, R. Aydt, R. Noe, P. Roth, K. Shields, B. Schwartz, and L. Tavera. "Scalable Performance Analysis: The Pablo Performance Analysis Environment". In Proceedings of the Scalable Parallel Libraries Conference, IEEE Computer Society, 1993.
• 3: Barton P. Miller , Mark D. Callaghan , Jonathan M. Cargille , Jeffrey K. Hollingsworth , R. Bruce Irvin , Karen L. Karavanic , Krishna Kunchithapadam , Tia Newhall, The Paradyn Parallel Performance Measurement Tool, Computer, v.28 n.11, p.37-46, November 1995 [doi>10.1109/2.471178]
• 4: B. Mohr, A. Malony, and J. Cuny. "TAU Tuning and Analysis Utilities for Portable Parallel Programming". In G. Wilson, editor, Parallel Programming using C++, M.I.T. Press, 1996.
• 5: Jerry Yan , Sekhar Sarukkai , Pankaj Mehra, Performance measurement, visualization and modeling of parallel and distributed programs using the AIMS toolkit, Software—Practice & Experience, v.25 n.4, p.429-461, April 1995 [doi>10.1002/spe.4380250406]
• 6: Marco Zagha , Brond Larson , Steve Turner , Marty Itzkowitz, Performance analysis using the MIPS R10000 performance counters, Proceedings of the 1996 ACM/IEEE conference on Supercomputing (CDROM), p.16-es, January 01-01, 1996, Pittsburgh, Pennsylvania, United States [doi>10.1145/369028.369059]
• 7: S. Browne , J. Dongarra , N. Garner , K. London , P. Mucci, A scalable cross-platform infrastructure for application performance tuning using hardware counters, Proceedings of the 2000 ACM/IEEE conference on Supercomputing (CDROM), p.42-es, November 04-10, 2000, Dallas, Texas, United States
• 8: R. Berrendorf, Heinz Ziegler, and Bernd Mohr. "PCL - The Performance Counter Library: A Common Interface to Access Hardware Performance Counters on Microprocessors". Research Centre Juelich GmbH, <u>http://www.fz-juelich.de/zam/PCL/</u> Version 2.1, February 2002.
• 9: Luiz De Rose, The Hardware Performance Monitor Toolkit, Proceedings of the 7th International Euro-Par Conference Manchester on Parallel Processing, p.122-131, August 28-31, 2001
• 10: R. Sadourny. "The Dynamics of Finite-Difference Models of the Shallow-Water Equation". In Journal of Atmospheric. Sciences, 32(4), April 1975.
• 11: S. Herrod. "Tango lite: A multiprocessor simulation environment". In Stanford University, Computer Systems Laboratory, Technical report, <u>http://citeseer.nj.nec.com/herrod93tango.html</u>. 1993.
• 12: Jack E. Veenstra , Robert J. Fowler, MINT: A Front End for Efficient Simulation of Shared-Memory Multiprocessors, Proceedings of the Second International Workshop on Modeling, Analysis, and Simulation On Computer and Telecommunication Systems, p.201-207, January 31-February 02, 1994
• 13: Anthony-Trung Nguyen , Maged Michael , Arun Sharma , Josep Torrella, The Augmint multiprocessor simulation toolkit for Intel x86 architectures, Proceedings of the 1996 International Conference on Computer Design, VLSI in Computers and Processors, p.486, October 07-09, 1996
• 14: M. Giampapa. "Augmint6k: The Augmint multiprocessor simulation toolkit for IBM PowerPC architecture". IBM Internal Report, 1998.
• 15: Intel Corporation, <u>http://developer.intel.com/software/products/vtune/index.htm</u>.
• 16: A. Agarwal , R. L. Sites , M. Horowitz, ATUM: a new technique for capturing address traces using microcode, Proceedings of the 13th annual international symposium on Computer architecture, p.119-127, June 02-05, 1986, Tokyo, Japan
• 17: Margaret Martonosi , David Ofelt , Mark Heinrich, Integrating performance monitoring and communication in parallel computers, Proceedings of the 1996 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, p.138-147, May 23-26, 1996, Philadelphia, Pennsylvania, United States
• 18: J. Kuskin , D. Ofelt , M. Heinrich , J. Heinlein , R. Simoni , K. Gharachorloo , J. Chapin , D. Nakahira , J. Baxter , M. Horowitz , A. Gupta , M. Rosenblum , J. Hennessy, The Stanford FLASH multiprocessor, Proceedings of the 21ST annual international symposium on Computer architecture, p.302-313, April 18-21, 1994, Chicago, Illinois, United States
• 19: Bryan R. Buck , Jeffrey K. Hollingsworth, Using hardware performance monitors to isolate memory bottlenecks, Proceedings of the 2000 ACM/IEEE conference on Supercomputing (CDROM), p.40-es, November 04-10, 2000, Dallas, Texas, United States
• 20: A. J. Goldberg , J. L. Hennessy, Mtool: An Integrated System for Performance Debugging Shared Memory Multiprocessor Applications, IEEE Transactions on Parallel and Distributed Systems, v.4 n.1, p.28-40, January 1993 [doi>10.1109/71.205651]
• 21: Margaret Martonosi , Anoop Gupta , Thomas Anderson, MemSpy: analyzing memory system bottlenecks in programs, Proceedings of the 1992 ACM SIGMETRICS joint international conference on Measurement and modeling of computer systems, p.1-12, June 01-05, 1992, Newport, Rhode Island, United States
• 22: Trishul M. Chilimbi , Thomas Ball , Stephen G. Eick , James R. Larus, StormWatch: a tool for visualizing memory system protocols, Proceedings of the 1995 ACM/IEEE conference on Supercomputing (CDROM), p.38-es, December 04-08, 1995, San Diego, California, United States [doi>10.1145/224170.224287]
• 23: S. K. Reinhardt , J. R. Larus , D. A. Wood, Tempest and typhoon: user-level shared memory, Proceedings of the 21ST annual international symposium on Computer architecture, p.325-336, April 18-21, 1994, Chicago, Illinois, United States

INDEX TERMS

Primary Classification:
  I. Computing Methodologies
  I.6 SIMULATION AND MODELING
      I.6.3 Applications

Additional Classification:
  C. Computer Systems Organization
  C.4 PERFORMANCE OF SYSTEMS

  I. Computing Methodologies
  I.6 SIMULATION AND MODELING
      I.6.7 Simulation Support Systems

General Terms:
Design, Documentation, Performance