ACM Home Page
Please provide us with feedback. Feedback
A loop optimization technique based on scheduling table
Full text PdfPdf (576 KB)
Source International Symposium on Microarchitecture archive
Proceedings of the 22nd annual workshop on Microprogramming and microarchitecture table of contents
Dublin, Ireland
Pages: 135 - 140  
Year of Publication: 1989
ISBN:0-89791-324-8
Also published in ...
Authors
D. Liu  GMD-TUB Research Center for Innovative Computer Systems and Technology, Hardenbergplatz 2, 1000 Berlin 12, West ermany
W. K. Giloi  GMD-TUB Research Center for Innovative Computer Systems and Technology, Hardenbergplatz 2, 1000 Berlin 12, West ermany
Sponsors
IEEE-CS : Computer Society
SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 7,   Downloads (12 Months): 15,   Citation Count: 1
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/75362.75410
What is a DOI?

ABSTRACT

Loop optimization is an important aspect of microcode compaction to minimize execution time. In this paper a new loop optimization technique for horizontal microprograms is presented, which makes use of the cyclic regularity of loops. We have extended the concept of reservation table, which is used to develop a pipeline control strategy, so that both data dependencies and resource conflicts are taken into account. Based on the analysis of the extended reservation table, or scheduling table, an optimal schedule can be obtained. The iterations of a loop are then rearranged to form a new loop body, whose length may be greater than that of the original one. But the average initiation latency between iterations is minimal.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
 
2
Kai Hwang, "Computer Architecture and Parallel Processing", McGraw-Hill Book Company, 1984.
 
3
J.A. Fisher, "Trace Scheduling: A technique for Global Microcode Compaction", IEEE Transactions on Computers, Vol C-30, No. 7, pp. 478-490, July 1981.
 
4
Peter M. Kogge, "The Architecture of Pipelined Computers", McGraw-Hill Book Company, 1981
 
5
J. Lah and D.E. Aktin, "Tree Compaction of Microprograms", The Proc of 16th Workshop on Microprogramming, 1983.
6
 
7
D. Liu, "A Proposal on a Retargetable Microcode Generation System", Technical Report, GMD-TUB FIRST, May 1988.
8
9