Timing analysis in a logic synthesis environment

ABSTRACT

A goal of a logic synthesis system is the automatic generation of area optimised designs that meet timing requirements. The design process involves repeated timing analyses followed by appropriate modifications. We present fast new algorithms for system level timing analysis and for the generation of timing constraints to guide the re-design of portions of combinational logic. Our systematic approach correctly models designs that incorporate level sensitive latches controlled by multi-frequency, as well as simple multi-phase, clocks. A new feature is that the minimum number of settling times are evaluated for the nodes of combinational networks with input transitions controlled by different clock signals. The computer program Hummingbird uses the algorithms presented. Hummingbird interfaces with other programs in the Berkeley Synthesis System through the OCT data base. For a digital signal processing chip, comprising 3681 standard cells, timing analysis is performed in 14.87 CPU seconds on a VAX 8800 running the ULTRIX operating system.

REFERENCES

• 1: K. J. Singh, A. R. Wang, R. K. Brayton, and A. Sangiovanni-Vincentelli. Timing optimization of combinational logic. In International Conference On Computer-Aided Design, IEEE, 1988.
• 2: J. K. Ousterhout. A switch-level timing verifier for digital mos vlsi. IEEE Transactions on Computer- Aided Design, CAD-4, No.3, July 1984.
• 3: Seung H. Hwang , Young H. Kim , A. R. Newton, An accuration delay modeling technique for switch-level timing verification, Proceedings of the 23rd ACM/IEEE conference on Design automation, p.227-233, July 1986, Las Vegas, Nevada, United States
• 4: G. De Micheli. Performance-oriented synthesis in the yorktown silicon compiler. In International Conference On Computer-Aided Design, IEEE, 1986.
• 5: Thomas M. McWilliams, Verification of timing constraints on large digital systems, Proceedings of the 17th conference on Design automation, p.139-147, June 23-25, 1980, Minneapolis, Minnesota, United States [doi>10.1145/800139.804523]
• 6: Robert B. Hitchcock, Sr., Timing Verification and the Timing Analysis program, Proceedings of the 19th conference on Design automation, p.594-604, January 1982
• 7: Lionel C. Bening , Thomas A. Lane , Curtis R. Alexander , James E. Smith, Developments in logic network path delay analysis, Proceedings of the 19th conference on Design automation, p.605-615, January 1982
• 8: David E. Wallace , Carlo H. Séquin, ATV: an abstract timing verifier, Proceedings of the 25th ACM/IEEE conference on Design automation, p.154-159, June 12-15, 1988, Atlantic City, New Jersey, United States
• 9: T. G. Szymanski. Leadout: a static timing analyzer for mos circuits. In International Conference On Computer-Aided Design, IEEE, 1986.
• 10: Norman P. Jouppi, Timing analysis for nMOS VLSI, Proceedings of the 20th conference on Design automation, p.411-418, June 27-29, 1983, Miami Beach, Florida, United States

INDEX TERMS

Primary Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.1 Design Styles
          Subjects: Combinational logic

Additional Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.3 Design Aids
          Subjects: Optimization
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: VLSI (very large scale integration)

General Terms:
Algorithms, Design, Theory, Verification