| Efficient floorplan area optimization |
| Full text |
Pdf
(533 KB)
|
| Source
|
Annual ACM IEEE Design Automation Conference
archive
Proceedings of the 26th ACM/IEEE Design Automation Conference
table of contents
Las Vegas, Nevada, United States
Pages: 586 - 589
Year of Publication: 1989
ISBN:0-89791-310-8
|
|
Authors
|
|
D. F. Wong
|
Department of Computer Sciences, University of Texas at Austin, Austin, Texas
|
|
P. S. Sakhamuri
|
Department of Electrical and Computer Enginnering, University of Texas at Austin, Austin, Texas
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 8, Downloads (12 Months): 43, Citation Count: 7
|
|
|
ABSTRACT
The floorplan area optimization problem is to determine the shape and dimensions of all the modules when the topology of the floorplan is given. The objective is to minimize the area of the resulting floorplan. Existing methods only apply to slicing floorplans. We present in this paper an algorithm for general hierarchical floorplans. Our algorithm combines the curve-adding technique used in the case of slicing floorplans and a new technique that computes shape curves by iterative modification of the shape and dimensions of individual modules. We also present an optimal points selection algorithm using the technique of dynamic programming to further enhance the process of shape curves construction.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
AhHU74
|
|
| |
DaKu87
|
Dai, Wei-Ming and E. S. Kuh, "Simultaneous Floor Planning and Gtobal Routing for Hierarchical Building-Block Layout," {EEE Trans. on CAD, Vol. CAD.6. NO.5. (1987), 828-837.
|
| |
Laut80
|
Lauther, U., "A Min-Cut Placement Algorithm for General Cell Assemblies Based on a Graph Representation," Journal of Digital Systeme, Vol. IV, Issue 1, (1980), 21-34.
|
| |
Otte82
|
|
| |
Otte84
|
Otten, R. H. M., "Efficient Floorplan Optimization," Proc. ICCD 83, (1983), 499-502.
|
| |
PrVa79
|
|
| |
Stoc85
|
|
| |
WoLi86
|
|
| |
WoLi87
|
Wong, D. F. and C. L. Liu, "Floorplan Design for Rectangular and L-Shaped Modules", Proc. IEEE Intl. Conf. on CompuIer-Aided-Design, (1987), 520-523,
|
CITED BY 7
|
|
Noritake Yonezawa , Nobuyuki Nishiguchi , Atsushi Etani , Fumiaki Tsukuda , Ryuichi Hashishita, A VLSI floorplanner based on "balloon" expansion, Proceedings of the conference on European design automation, March 12-15, 1990, Glasgow, Scotland
|
|
|
K. Bazargan , S. Kim , M. Sarrafzadeh, Nostradamus: a floorplanner of uncertain design, Proceedings of the 1998 international symposium on Physical design, p.18-23, April 06-08, 1998, Monterey, California, United States
|
|
|
|
|
|
|
|
|
|
|
|
Peichen Pan , Weiping Shi , C. L. Liu, Area minimization for hierarchical floorplans, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.436-440, November 06-10, 1994, San Jose, California, United States
|
|
|
Suphachai Sutanthavibul , Eugene Shragowitz , J. Ben Rosen, An analytical approach to floorplan design and optimization, Proceedings of the 27th ACM/IEEE conference on Design automation, p.187-192, June 24-27, 1990, Orlando, Florida, United States
|
|