Technology tracking of non manhattan VLSI layout

ABSTRACT

Improvements in IC technologies make existing layout libraries obsolete. In order to reuse these layouts, adaptation to the requirements of new technologies have to take place. In this paper a system is presented that automatizes this task using a locally two dimensional compaction algorithm. The system is able to handle arbitrary geometries and arbitrary technologies (including bipolar and mixed ones).

REFERENCES

• 1: Bentley J.L., Ottmann Th.: Algorithms for Reporting and Counting Geometric intersections, IEEE Transactions on Computers, Vol, C-28, 1979, pp. 643 - 6470
• 2: Bentley Jon Louis. Haken Dorothea, lion Robert w.: Fast geometric algorithms for VLSI tasks, IEEE Compter Conference Spring 1080, pp. 88-92
• 3: Boyer D.G., Weste N.: Virtual grid compaction using the most recent layers algorithms, Proceedings IEEE International Conference on computer-aided Design, pp.92-93, 1983
• 4: David G. Boyer, Symbolic layout compaction review, Proceedings of the 25th ACM/IEEE conference on Design automation, p.383-389, June 12-15, 1988, Atlantic City, New Jersey, United States
• 6: Bruck R. and Wicke R.: DINGO - A Language for Description on IC Technologies, University of Dortmund, FBI Informtik, Res. Rep. 228, 1987
• 6: Bruck R., schrammock G., Waterhamp J. and Wicke R.: Technology Adaption of IC Mask Layout , University of Dortmund, FB Informatik, Internal Paper, 1988
• 7: Bruck R.: IMAGE a Novel CAD - Approach To IC physical Design. University of Dortmund, FB informatik. Res. Rep.281, 1989
• 8: Kung-Chao Chu , Y. Edmund Lien, Technology tracking for VLSI layout design tools, Proceedings of the 22nd ACM/IEEE conference on Design automation, p.279-285, June 1985, Las Vegas, Nevada, United States [doi>10.1145/317825.317871]
• 9: Dantzig G.B., Blattner W.O., Rao M.R.: All shortest routes from a fixed origin in a graph. Proceedings Internationales Symposium der Graphentheorie, S.85-90, 1966
• 10: Guting R.H.: Conquering Contours: Efficient algorithms for Computational geometry, PhD Thesis, University of Dortmund, 1983
• 11: Hsuch M.Y. and Pederson D.O.: Computer-Aided Layout of LSI Circuit Building Blocks , PhD Thesis, UCB/ERL, M79/80. University of California at Berkley, Dec 1979
• 12: W. L. Schiele, Compaction with incremental over-constraint resolution, Proceedings of the 25th ACM/IEEE conference on Design automation, p.390-395, June 12-15, 1988, Atlantic City, New Jersey, United States
• 13: Schiele W.L.: Entwurfsregelanpassung der Maskengeometrle Integrlerter Schaltungen, Fortschr.-Ber. VOL. Rethe 9 Nr. 61 Dusseldorl: Vol-Verlag 1986 (In German)
• 14: Schlete W.L.: Automatic Design Rule Adaption of Leaf Cell Layout. Integration VLSI Journal 1986

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: VLSI (very large scale integration)

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
          Subjects: Layout

  G. Mathematics of Computing
  G.2 DISCRETE MATHEMATICS

General Terms:
Algorithms, Design, Theory