LASSIE: structure to layout for behavioral synthesis tools

ABSTRACT

Behavioral synthesis tools generate a wide range of designs, not all suited to one layout style. Thus there is a need for a flexible framework for mapping behavioral synthesis output onto module generators and layout tools. LASSIE provides this flexible framework and introduces a structural binding step that adapts the output of behavioral synthesis tools to different layout styles. The design process is divided into structural binding, partitioning, placement, and layout generation. Several options are provided at each step, and feedback is provided to the user to allow him to evaluate the results of each step.

REFERENCES

• 1: Michael C. McFarland , Alice C. Parker , Raul Camposano, Tutorial on high-level synthesis, Proceedings of the 25th ACM/IEEE conference on Design automation, p.330-336, June 12-15, 1988, Atlantic City, New Jersey, United States
• 2: D. E. Thomas , E. M. Dirkes , R. A. Walker , J. V. Rajan , J. A. Nestor , R. L. Blackburn, The system architect's workbench, Proceedings of the 25th ACM/IEEE conference on Design automation, p.337-343, June 12-15, 1988, Atlantic City, New Jersey, United States
• 3: Jayanth V. Rajan , Donald E. Thomas, Synthesis by delayed binding of decisions, Proceedings of the 22nd ACM/IEEE conference on Design automation, p.367-373, June 1985, Las Vegas, Nevada, United States [doi>10.1145/317825.317914]
• 4: R. Jarmer, N. Bek.kara, and A. Jerraya. The Automatic Synthesis of Data Processing Sections. In inf. Con}. on Cornpurer Design, pages 64-66. IEEE, I986.
• 5: Alice C. Parker , Jorge T. Pizarro , Mitch Mlinar, MAHA: a program for datapath synthesis, Proceedings of the 23rd ACM/IEEE conference on Design automation, p.461-466, July 1986, Las Vegas, Nevada, United States
• 6: Howard Trickey, Flamet: A High Level Hardware Compiler. IEEE T~,ansactions on CAD, CAD-6(2):259-269, March 1987.
• 7: David Lawrence Johannsen, Silicon compilation, 1981
• 8: Timothy Blackman , Jeffrey Fox , Christopher Rosebrugh, The Silc silicon compiler: language and features, Proceedings of the 22nd ACM/IEEE conference on Design automation, p.232-237, June 1985, Las Vegas, Nevada, United States [doi>10.1145/317825.317864]
• 9: J. Schuck , N. Wehn , M Glesner , G. Kamp, The ALGIC silicon compiler system: implementation, design experience and results, Proceedings of the 24th ACM/IEEE conference on Design automation, p.370-375, June 28-July 01, 1987, Miami Beach, Florida, United States [doi>10.1145/37888.37944]
• 10: David Hsu, Leslie Grate, Charles Ng, Mark Hartoog, and Denis Bohm. The Ch~pCompiler, An Automated Standard Cell/Macrocell Physical Design Tool. In Custom Integeated Circuits Conference, pages 488-491. IEEE, July 1987.
• 11: H.G. Thonemann, M. Kolonko, and H. Severloh. VENUS - An Advanced VLSI Design Environment for Custom Integrated Circuits with Macro Cells, Standard Cells and Gate Arrays. In 1987 Custom Integrated Circuits Conference, pages 492-497. IEEE, July 1987.
• 12: Eel D. Un. Evaluating Register-Transfer Level Synthesis Tools Using Gate Level Simulation. Master's thesis, ECE Dept. Carnegie Mellon University, Jan 1989.
• 13: C. M. Fiduccia , R. M. Mattheyses, A linear-time heuristic for improving network partitions, Proceedings of the 19th conference on Design automation, p.175-181, January 1982
• 14: Michael R. Garey and David S. Johnson. Computers and Inteactability. Freeman, 1979.
• 15: Tetsuo Asano. An Optimum Gate Placement Algorithm for MOS One-Dimensional Arrays. Journal of Digital Systems, VI(1):1-27, Jan. 1982.
• 16: Carl Sechen and Kai-Win Lee. An Improved Simulated Annealing AIgorithm for Row-Based Placement. In Int. Conf. on ComputeT'-Aided Design, pages 478-481, Santa Clara, CA, 11 1987. ACM/IEEE.
• 17: Michel T. Doreau , Piotr Koziol, TWIGY - a topological algorithm based routing system, Proceedings of the 18th conference on Design automation, p.746-755, June 29-July 01, 1981, Nashville, Tennessee, United States
• 18: Wendy Wu. DIF: Design Interchange Forma$. ECE Dept. CMU, Pittsburgh, PA 15213, preliminary edition, 1987.
• 19: Robert K. Brayton, A. Richard Newton, and Alberto Sangiovarmi-Vincentelli. Oct Tools Distribution 2.1. Tech. report, Elec. Res. Lab, UC, Berkeley, March 1988.
• 20: Thomas F. Cobourn. The Mz User Manual. Carnegie Mellon University, Pittsburgh, PA, 1 edition, 1988.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.3 Reliability and Testing**
          Subjects: Redundant design**; Error-checking**

  F. Theory of Computation
  F.1 COMPUTATION BY ABSTRACT DEVICES

General Terms:
Algorithms, Design, Performance