ACM Home Page
Please provide us with feedback. Feedback
Pixel-planes 5: a heterogeneous multiprocessor graphics system using processor-enhanced memories
Full text PdfPdf (2.01 MB)
Source International Conference on Computer Graphics and Interactive Techniques archive
Proceedings of the 16th annual conference on Computer graphics and interactive techniques table of contents
Pages: 79 - 88  
Year of Publication: 1989
ISBN:0-89791-312-4
Also published in ...
Authors
Henry Fuchs  Department of Computer Science, University of North Carolina, Chapel Hill, NC
John Poulton  Department of Computer Science, University of North Carolina, Chapel Hill, NC
John Eyles  Department of Computer Science, University of North Carolina, Chapel Hill, NC
Trey Greer  Department of Computer Science, University of North Carolina, Chapel Hill, NC
Jack Goldfeather  Department of Mathematics, Carleton College, Northfield, MN.
David Ellsworth  Department of Computer Science, University of North Carolina, Chapel Hill, NC
Steve Molnar  Department of Computer Science, University of North Carolina, Chapel Hill, NC
Greg Turk  Department of Computer Science, University of North Carolina, Chapel Hill, NC
Brice Tebbs  Department of Computer Science, University of North Carolina, Chapel Hill, NC
Laura Israel  Department of Computer Science, University of North Carolina, Chapel Hill, NC
Sponsor
SIGGRAPH: ACM Special Interest Group on Computer Graphics and Interactive Techniques
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 13,   Downloads (12 Months): 119,   Citation Count: 95
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/74333.74341
What is a DOI?

ABSTRACT

This paper introduces the architecture and initial algorithms for Pixel-Planes 5, a heterogeneous multi-computer designed both for high-speed polygon and sphere rendering (1M Phong-shaded triangles/second) and for supporting algorithm and application research in interactive 3D graphics. Techniques are described for volume rendering at multiple frames per second, font generation directly from conic spline descriptions, and rapid calculation of radiosity form-factors. The hardware consists of up to 32 math-oriented processors, up to 16 rendering units, and a conventional 1280 × 1024-pixel frame buffer, interconnected by a 5 gigabit ring network. Each rendering unit consists of a 128 × 128-pixel array of processors-with-memory with parallel quadratic expression evaluation for every pixel. Implemented on 1.6 micron CMOS chips designed to run at 40MHz, this array has 208 bits/pixel on-chip and is connected to a video RAM memory system that provides 4,096 bits of off-chip memory. Rendering units can be independently reasigned to any part of the screen or to non-screen-oriented computation. As of April 1989, both hardware and software are still under construction, with initial system operation scheduled for fall 1989.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
Airey 89
Airey, J. and M. Ouh-young, "Two Adaptive Techniques Let Progressive Radiosity Outperform the Traditional Radiosity Algorithm," University of North Carolina Department of Computer Science Technical Report TR89-020.
Akeley 88
Apgar 88
Bishop 86
 
Clark 80
Clark, J. and M. Hannah, "Distributed Processing in a High-Performance Smart Image Memory," LAMBDA (VLSI Design), Q4, 1980, pp 40-45.
Clark 82
Cohen 85
Cohen 88
Crow 84
Deering 88
 
Demetrescu 85
Demetrescu, S., "High Speed Image Rasterization Using Scan Line Access Memories," Proceedings of the 1985 Chapel Hilt Conference on VLSI, Rockville, MD, Computer Science Press, pp 221-243.
 
Diede 88
 
Ellsworth 89
Etlsworth, David, "Pixel-Planes 5 Rendering Control," University of North Carolina Department of Computer Science Tcchnical Report TR89-003.
 
Eyles 88
Fuchs 77
Fuchs 79
 
Fuchs 81
Fuchs, H. and J. Poulton, "Pixel-planes: A VLSI- Oriemed Design for a Raster Graphics Engine," VLSI Design, 3rd Quarter, 1981., 2(3),.pp 20-28.
 
Fuchs 82
Fuchs, H., J. Poulton, A. Paeth, and A. Bell, "Developing Pixel Planes, A Smart Memory-Based Raster Graphics System," Proceedings of the 1982 MIT Conference on Advanced Research in VLSI, Dedham, MA, Artech House, pp 137-146.
Fuchs 85
 
Gardner 88
Gardner, G., "Functional Modeling of Natural Scenes, Functional Based Modeling," MGGRAPH Courxe Notes, vol. 28, 1988, pp. 44-76.
Gharachorloo 88
 
Goldfeather 86
 
Goldfeather 88
Goldfeather, Jack, S. Molnar, G. Turk, and H. Fuchs, "Near Real-Time CSG Rendering using Tree Normalization and Geometric Pruning," University of North Carolina Deparlment of Computer Science Technical Report TR88-006. To appear in CG&A, 1989.
 
Goldfeather 89
Goldfeather, Jack, "Progressive Radiosily Using Hemispheres," University of North Carolina Department of Computer Science Technical Report TR89-002.
Goral 84
Immel 86
 
Jansen 87
Jansen, F. and R. Sutherland, "Display of Solid Models with a Multi-processor System," Proceedings of Eurographics "87, Efseviers Science Publications, 1987, pp 377-387.
 
Levoy 89a
Levoy 89b
Norton 82
Pavlidis 83
Perlin 85
 
Phong 73
 
Poulton 85
Poulton, J., H. Fuchs, J.D. Austin, J.G. Eyles, J. Heinecke, C-H Hsieh, J. Goldfeather, J.P. Hultquist, and S. Spach, "PIXEL-PLANES: Building a VLSI-Based Graphic System," Proceedings of the 1985 Chapel Hill Conference on VLSI, Rockville, MD, Computer Science Press, pp 35-60.
 
Poulton 87
Poulton, J., H. Fuchs, J. Austin, J. Eyles, T. Greer. "Building a 512x512 Pixcl-planes System," Proceedings of the 1987 Stanford Conference on Advanced Research in VLSI, MIT Press, pp 57-71.
Pratt 85
 
Rossignac 86
Rossignac, J., A. Requicha, "Depth Buffering Display Techniques for Constructive Solid Geometry," IEEE Computer Graphics and Applications, 6(9), pp 29-39.
 
Runyon 87
Runyon, S., "AT&T Goes to 'Warp Speed' with its Graphics Engine," Electronics Magazine, July 23, 1987, pp 54- 56.
Swanson 86
Tor 84
Torberg 87
van Dam 88
Wallace 87
 
Watkins 70
Watkins, G., "A Real-Time Visible Surface Algorithm, " University of Utah Computer Science Department, UTEC-CSc-70-101, June t 970, NTIS AD-762 004.
 
Whitton 84
Whitton, Mary., "Memory Design for Raster Graphics Displays," IEEE Computer Graphics and Applications, 4(3), March 1984, pp 48-65.
Williams 83

CITED BY  95

Collaborative Colleagues:
Henry Fuchs: colleagues
John Poulton: colleagues
John Eyles: colleagues
Trey Greer: colleagues
Jack Goldfeather: colleagues
David Ellsworth: colleagues
Steve Molnar: colleagues
Greg Turk: colleagues
Brice Tebbs: colleagues
Laura Israel: colleagues