A survey of processors with explicit multithreading

ABSTRACT

Hardware multithreading is becoming a generally applied technique in the next generation of microprocessors. Several multithreaded processors are announced by industry or already into production in the areas of high-performance microprocessors, media, and network processors.A multithreaded processor is able to pursue two or more threads of control in parallel within the processor pipeline. The contexts of two or more threads of control are often stored in separate on-chip register sets. Unused instruction slots, which arise from latencies during the pipelined execution of single-threaded programs by a contemporary microprocessor, are filled by instructions of other threads within a multithreaded processor. The execution units are multiplexed between the thread contexts that are loaded in the register sets.Underutilization of a superscalar processor due to missing instruction-level parallelism can be overcome by simultaneous multithreading, where a processor can issue multiple instructions from multiple threads each cycle. Simultaneous multithreaded processors combine the multithreading technique with a wide-issue superscalar processor to utilize a larger part of the issue bandwidth by issuing instructions from different threads simultaneously.Explicit multithreaded processors are multithreaded processors that apply processes or operating system threads in their hardware thread slots. These processors optimize the throughput of multiprogramming workloads rather than single-thread performance. We distinguish these processors from implicit multithreaded processors that utilize thread-level speculation by speculatively executing compiler- or machine-generated threads of control that are part of a single sequential program.This survey paper explains and classifies the explicit multithreading techniques in research and in commercial microprocessors.

REFERENCES

• 1: Anant Agarwal , Ricardo Bianchini , David Chaiken , Kirk L. Johnson , David Kranz , John Kubiatowicz , Beng-Hong Lim , Kenneth Mackenzie , Donald Yeung, The MIT Alewife machine: architecture and performance, Proceedings of the 22nd annual international symposium on Computer architecture, p.2-13, June 22-24, 1995, S. Margherita Ligure, Italy
• 2: Anant Agarwal , John Kubiatowicz , David Kranz , Beng-Hong Lim , Donald Yeung , Godfrey D'Souza , Mike Parkin, Sparcle: An Evolutionary Processor Design for Large-Scale Multiprocessors, IEEE Micro, v.13 n.3, p.48-61, May 1993 [doi>10.1109/40.216748]
• 3: Haitham Akkary , Michael A. Driscoll, A dynamic multithreading processor, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.226-236, November 1998, Dallas, Texas, United States
• 4: F. Allen , G. Almasi , W. Andreoni , D. Beece , B. J. Berne , A. Bright , J. Brunheroto , C. Cascaval , J. Castanos , P. Coteus , P. Crumley , A. Curioni , M. Denneau , W. Donath , M. Eleftheriou , B. Fitch , B. Fleischer , C. J. Georgiou , R. Germain , M. Giampapa , D. Gresh , M. Gupta , R. Haring , H. Ho , P. Hochschild , S. Hummel , T. Jonas , D. Lieber , G. Martyna , K. Maturu , J. Moreira , D. Newns , M. Newton , R. Philhower , T. Picunko , J. Pitera , M. Pitman , R. Rand , A. Royyuru , V. Salapura , A. Sanomiya , R. Shah , Y. Sham , S. Singh , M. Snir , F. Suits , R. Swetz , W. C. Swope , N. Vishnumurthy , T. J. C. Ward , H. Warren , R. Zhou, Blue Gene: a vision for protein science using a petaflop supercomputer, IBM Systems Journal, v.40 n.2, p.310-327, February 2001
• 5: George S. Almasi , Allan Gottlieb, Highly parallel computing (2nd ed.), Benjamin-Cummings Publishing Co., Inc., Redwood City, CA, 1994
• 6: Gail A. Alverson , Simon Kahan , Richard Korry , Cathy McCann , Burton J. Smith, Scheduling on the Tera MTA, Proceedings of the Workshop on Job Scheduling Strategies for Parallel Processing, p.19-44, April 25, 1995
• 7: Robert Alverson , David Callahan , Daniel Cummings , Brian Koblenz , Allan Porterfield , Burton Smith, The Tera computer system, Proceedings of the 4th international conference on Supercomputing, p.1-6, June 11-15, 1990, Amsterdam, The Netherlands
• 8: Peter Bach , Michael Braun , Arno Formella , Jorg Friedrich , Thomas Grun , Cedric Lichtenau, Building the 4 Processor SB-PRAM Prototype, Proceedings of the 30th Hawaii International Conference on System Sciences: Advanced Technology Track, p.14, January 03-06, 1997
• 9: Luiz André Barroso , Kourosh Gharachorloo , Robert McNamara , Andreas Nowatzyk , Shaz Qadeer , Barton Sano , Scott Smith , Robert Stets , Ben Verghese, Piranha: a scalable architecture based on single-chip multiprocessing, Proceedings of the 27th annual international symposium on Computer architecture, p.282-293, June 2000, Vancouver, British Columbia, Canada
• 10: Bolychevsky, A., Jesshope, C. R., and Muchnik, V. B. 1996. Dynamic scheduling in RISC architectures. IEE P. Comput. Dig. Tech. 143, 5, 309--317.
• 11: Robert F Boothe, Evaluation of Multithreading and Caching in Large Shared Memory, University of California at Berkeley, Berkeley, CA, 1993
• 12: Bob Boothe , Abhiram Ranade, Improved multithreading techniques for hiding communication latency in multiprocessors, Proceedings of the 19th annual international symposium on Computer architecture, p.214-223, May 19-21, 1992, Queensland, Australia
• 13: Borkenhagen, J. M., Eickemeyer, R. J., Kalla, R. N., and Kunkel, S. R. 2000. A multithreaded PowerPC processor for commercial servers. IBM J. Res. Dev. 44, 6, 885--898.
• 14: Brinkschulte, U., Bechina, A., Picioroaga, F., Schneider, E., Ungerer, T., Kreuzinger, J., and Pfeffer, M. 2000. A microkernel middleware architecture for distributed embedded real-time systems. In Proceedings of the 20th IEEE Symposium on Reliable Distributed Systems (New Orleans LA). 218--226.
• 15: U. Brinkschulte , C. Krakowski , J. Kreuzinger , Th. Ungerer, A Multithreaded Java Microcontroller for Thread-Oriented Real-Time Event Handling, Proceedings of the 1999 International Conference on Parallel Architectures and Compilation Techniques, p.34, October 12-16, 1999
• 16: Brinkschulte, U., Krakowski, C., Marston, R., Kreuzinger, J., and Ungerer, T. 1999b. The Komodo project: thread-based event handling supported by a multithreaded Java microcontroller. In Proceedings of the 25th Euromicro Conference (Milan, Italy). 122--128.
• 17: Brinkschulte, U., Kreuzinger, J., Pfeffer, M., and Ungerer, T. 2002. A scheduling technique providing a strict isolation of real-time threads. In Proceedings of the 7th IEEE International Workshop on Object-oriented Real-time Dependable Systems (San Diego, CA). 169-- 172.
• 18: David M. Brooks , Pradip Bose , Stanley E. Schuster , Hans Jacobson , Prabhakar N. Kudva , Alper Buyuktosunoglu , John-David Wellman , Victor Zyuban , Manish Gupta , Peter W. Cook, Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors, IEEE Micro, v.20 n.6, p.26-44, November 2000 [doi>10.1109/40.888701]
• 19: James Burns , Jean-Luc Gaudiot, SMT Layout Overhead and Scalability, IEEE Transactions on Parallel and Distributed Systems, v.13 n.2, p.142-155, February 2002 [doi>10.1109/71.983942]
• 20: Michael Butler , Tse-Yu Yeh , Yale Patt , Mitch Alsup , Hunter Scales , Michael Shebanow, Single instruction stream parallelism is greater than two, Proceedings of the 18th annual international symposium on Computer architecture, p.276-286, May 27-30, 1991, Toronto, Ontario, Canada
• 21: Robert S. Chappell , Jared Stark , Sangwook P. Kim , Steven K. Reinhardt , Yale N. Patt, Simultaneous subordinate microthreading (SSMT), Proceedings of the 26th annual international symposium on Computer architecture, p.186-195, May 01-04, 1999, Atlanta, Georgia, United States
• 22: George Z. Chrysos , Joel S. Emer, Memory dependence prediction using store sets, Proceedings of the 25th annual international symposium on Computer architecture, p.142-153, June 27-July 02, 1998, Barcelona, Spain
• 23: David E. Culler , Anoop Gupta , Jaswinder Pal Singh, Parallel Computer Architecture: A Hardware/Software Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1997
• 24: William J. Dally , J. A. Stuart Fiske , John S. Keen , Richard A. Lethin , Michael D. Noakes , Peter R. Nuth , Roy E. Davison , Gregory A. Fyler, The Message-Driven Processor: A Multicomputer Processing Node with Efficient Mechanisms, IEEE Micro, v.12 n.2, p.23-39, March 1992 [doi>10.1109/40.127581]
• 25: Dennis, J. B. and Gao, G. R. 1994. Multithreaded architectures: principles, projects, and issues. In Multithreaded Computer Architecture: A Summary of the State of the Art, R. A. Iannucci, G. R. Gao, R. Halstead, and B. J. Smith, Eds. Kluwer Boston, MA, Dordrecht, The Netherlands, London, U.K. 1--74.
• 26: Dorojevets, M. 2000. COOL multithreading in HTMT SPELL-1 processors. Int. J. High Speed Electron. Sys. 10, 1, 247--253.
• 27: Mikhail N. Dorozhevets , Peter Wolcott, The El'brus-3 and MARS-M: recent advances in Russian high-performance computing, The Journal of Supercomputing, v.6 n.1, p.5-48, March 1992 [doi>10.1007/BF00128641]
• 28: Dubey, P. K., O'Brien, K., O'Brien, K. M., and Barton, C. 1995. Single-program speculative multithreading (SPSM) architecture: compiler-assisted fine-grain multithreading. Tech. Rep. RC 19928. IBM, Yorktown Heights, NY.
• 29: Susan J. Eggers , Joel S. Emer , Henry M. Levy , Jack L. Lo , Rebecca L. Stamm , Dean M. Tullsen, Simultaneous Multithreading: A Platform for Next-Generation Processors, IEEE Micro, v.17 n.5, p.12-19, September 1997 [doi>10.1109/40.621209]
• 30: Emer, J. S. 1999. Simultaneous multithreading: multiplying Alpha's performance. In Proceedings of the Microprocessor Forum (San Jose, CA).
• 31: Roger Espasa , Mateo Valero, Exploiting Instruction- and Data-Level Parallelism, IEEE Micro, v.17 n.5, p.20-27, September 1997 [doi>10.1109/40.621210]
• 32: Marco Fillo , Stephen W. Keckler , William J. Dally , Nicholas P. Carter , Andrew Chang , Yevgeny Gurevich , Whay S. Lee, The M-Machine multicomputer, Proceedings of the 28th annual international symposium on Microarchitecture, p.146-156, November 29-December 01, 1995, Ann Arbor, Michigan, United States
• 33: Arno Formella , Jörg Keller , Thomas Walle, HPP: A High Performance PRAM, Proceedings of the Second International Euro-Par Conference on Parallel Processing-Volume II, p.425-434, August 26-29, 1996
• 34: Franklin, M. 1993. The multiscalar architecture. Tech. Rep. 1196. Department of Computer Science, University of Wisconsin-Madison, Madison, WI.
• 35: Real-Time Garbage Collection for a Multithreaded Java Microcontroller, Proceedings of the Fourth International Symposium on Object-Oriented Real-Time Distributed Computing, p.69, May 02-04, 2001
• 36: Gelinas, B., Hays, P., and Katzman, S. 2002. Fine-grained hardware multi-threading: A CPU architecture for high-touch packed processing. Lexra Inc., Waltham, MA. White paper.
• 37: Glaskowsky, P. N. 2002. Network processors mature in 2001. Microproc. Report. February 19, 2002 (online journal).
• 38: Grünewald, W. and Ungerer, T. 1996. Towards extremely fast context switching in a blockmultithreaded processor. In Proceedings of the 22nd Euromicro Conference (Prague, Czech Republic). 592--599.
• 39: Winfried Gruenewald , Theo Ungerer, A Multithreaded Processor Designed for Distributed Shared Memory Systems, Proceedings of the 1997 Advances in Parallel and Distributed Computing Conference (APDC '97), p.206, March 19-21, 1997
• 40: Manu Gulati , Nader Bagherzadeh, Performance Study of a Multithreaded Superscalar Microprocessor, Proceedings of the 2nd IEEE Symposium on High-Performance Computer Architecture, p.291, February 03-07, 1996
• 41: Gwennap, L. 1997. DanSoft develops VLIW design. Microproc. Report 11, 2 (Feb. 17), 18--22.
• 42: Robert H. Halstead, Jr., MULTILISP: a language for concurrent symbolic computation, ACM Transactions on Programming Languages and Systems (TOPLAS), v.7 n.4, p.501-538, Oct. 1985 [doi>10.1145/4472.4478]
• 43: R. H. Halstead, Jr. , T. Fujita, MASA: a multithreaded processor architecture for parallel symbolic computing, Proceedings of the 15th Annual International Symposium on Computer architecture, p.443-451, May 30-June 02, 1988, Honolulu, Hawaii, United States
• 44: Lance Hammond , Kunle Olukotun, Considerations in the Design of Hydra: A Multiprocessor-on-a-Chip Microarchitecture, Stanford University, Stanford, CA, 1998
• 45: Craig Hansen, MicroUnity's MediaProcessor Architecture, IEEE Micro, v.16 n.4, p.34-41, August 1996 [doi>10.1109/40.526923]
• 46: Hiroaki Hirata , Kozo Kimura , Satoshi Nagamine , Yoshiyuki Mochizuki , Akio Nishimura , Yoshimori Nakase , Teiji Nishizawa, An elementary processor architecture with simultaneous instruction issuing from multiple threads, Proceedings of the 19th annual international symposium on Computer architecture, p.136-145, May 19-21, 1992, Queensland, Australia
• 47: Iannucci, R. A., Gao, G. R., Halstead, R., and Smith, B. J., Eds. 1994. Multithreaded Computer Architecture: A Summary of the State of the Art. Kluwer Boston, MA, Dordrecht, The Netherlands, London, U.K.
• 48: IBM Corporation. 1999. IBM network processor. Product overview. IBM, Yorktown Heights, NY.
• 49: Intel Corporation. 2002. Intel Internet exchange architecture network processors: flexible, wire-speed processing from the customer premises to the network core. White paper. Intel, Santa Clara, CA.
• 50: Chris Jesshope, Implementing an efficient vector instruction set in a chip multi-processor using micro-threaded pipelines, Australian Computer Science Communications, v.23 n.4, p.80-88, January 2001
• 51: Chris Jesshope , Bing Luo, Micro-Threading: A New Approach to Future RISC, Proceedings of the 5th Australasian Computer Architecture Conference, p.34, January 31-February 03, 2000
• 52: Kavi, K. M., Levine, D. L., and Hurson, A. R. 1997. A non-blocking multithreaded architecture. In Proceedings of the 5th International Conference on Advanced Computing (Madras, India). 171--177.
• 53: A. Klauser , T. Austin , D. Grunwald , B. Calder, Dynamic Hammock Predication for Non-Predicated Instruction Set Architectures, Proceedings of the 1998 International Conference on Parallel Architectures and Compilation Techniques, p.278, October 12-18, 1998
• 54: Artur Klauser , Abhijit Paithankar , Dirk Grunwald, Selective eager execution on the PolyPath architecture, Proceedings of the 25th annual international symposium on Computer architecture, p.250-259, June 27-July 02, 1998, Barcelona, Spain
• 55: J. Kreuzinger , A. Schulz , M. Pfeffer , T. Ungerer , U. Brinkschulte , C. Krakowski, Real-time scheduling on multithreaded processors, Proceedings of the Seventh International Conference on Real-Time Systems and Applications (RTCSA'00), p.155, December 12-14, 2000
• 56: Kreuzinger, J. and Ungerer, T. 1999. Context-switching techniques for decoupled multithreaded processors. In Proceedings of the 25th Euromicro Conference (Milan, Italy). 1:248--251.
• 57: Monica S. Lam , Robert P. Wilson, Limits of control flow on parallelism, Proceedings of the 19th annual international symposium on Computer architecture, p.46-57, May 19-21, 1992, Queensland, Australia
• 58: James Laudon , Anoop Gupta , Mark Horowitz, Interleaving: a multithreading technique targeting multiprocessors and workstations, Proceedings of the sixth international conference on Architectural support for programming languages and operating systems, p.308-318, October 05-07, 1994, San Jose, California, United States
• 59: Lawson, S. and Vance, A. 2002. Sun hints at UltraSparc V and beyond. Available online at PC World.com.
• 60: Zhiyuan Li , Jenn-Yuan Tsai , Xin Wang , Pen-Chung Yew , Bess Zheng, Compiler Techniques for Concurrent Multithreading with Hardware Speculation Support, Proceedings of the 9th International Workshop on Languages and Compilers for Parallel Computing, p.175-191, August 08-10, 1996
• 61: Mikko H. Lipasti , John Paul Shen, The Performance Potential of Value and Dependence Prediction, Proceedings of the Third International Euro-Par Conference on Parallel Processing, p.1043-1052, August 26-29, 1997
• 62: Mikko H. Lipasti , Christopher B. Wilkerson , John Paul Shen, Value locality and load value prediction, Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, p.138-147, October 01-04, 1996, Cambridge, Massachusetts, United States
• 63: Jack L. Lo , Luiz André Barroso , Susan J. Eggers , Kourosh Gharachorloo , Henry M. Levy , Sujay S. Parekh, An analysis of database workload performance on simultaneous multithreaded processors, Proceedings of the 25th annual international symposium on Computer architecture, p.39-50, June 27-July 02, 1998, Barcelona, Spain
• 64: Jack L. Lo , Joel S. Emer , Henry M. Levy , Rebecca L. Stamm , Dean M. Tullsen , S. J. Eggers, Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading, ACM Transactions on Computer Systems (TOCS), v.15 n.3, p.322-354, Aug. 1997 [doi>10.1145/263326.263382]
• 65: Mat Loikkanen , Nader Bagherzadeh, A Fine-Grain Multithreading Superscalar Architecture, Proceedings of the 1996 Conference on Parallel Architectures and Compilation Techniques, p.163, October 20-23, 1996
• 66: Lüth, K., Metzner, A., Piekenkamp, T., and Risu, J. 1997. The events approach to rapid prototyping for embedded control system. In Proceedings of the Workshop Zielarchitekturen eingebetteter Syststeme (Rostock, Germany). 45--54.
• 67: Mankovic, T. E., Popescu, V., and Sullivan, H. 1987. CHoPP priciples of operations. In Proceedings of the 2nd International Supercomputer Conference (Mannheim, Germany). 2--10.
• 68: Pedro Marcuello , Antonio González , Jordi Tubella, Speculative multithreaded processors, Proceedings of the 12th international conference on Supercomputing, p.77-84, July 1998, Melbourne, Australia [doi>10.1145/277830.277850]
• 69: Marr, D. T., Binns, F., Hill, D. L., Hinton, G., Koufaty, D. A., Miller, J. A., and Upton, M. 2002. Hyper-threading technology architecture and microarchitecture: a hypertext history. Intel Technology J. 6, 1 (online journal).
• 70: Metzner, A. and Niehaus, J. 2000. MSparc: multithreading in real-time architectures. J. Universal Comput. Sci. 6, 10, 1034--1051.
• 71: Alfred Mikschl , Werner Damm, MSparc: A Multithreaded Sparc, Proceedings of the Second International Euro-Par Conference on Parallel Processing-Volume II, p.461-469, August 26-29, 1996
• 72: Heiko Oehring , Ulrich Sigmund , Theo Ungerer, MPEG-2 Video Decompression on Simultaneous Multithreaded Multimedia Processors, Proceedings of the 1999 International Conference on Parallel Architectures and Compilation Techniques, p.11, October 12-16, 1999
• 73: Oehring, H., Sigmund, U., and Ungerer, T. 1999b. Simultaneous multithreading and multimedia. In Proceedings of the Workshop on Multithreaded Execution, Architecture and Compilation (Orlando, FL).
• 74: Yale N. Patt , Sanjay J. Patel , Marius Evers , Daniel H. Friendly , Jared Stark, One Billion Transistors, One Uniprocessor, One Chip, Computer, v.30 n.9, p.51-57, September 1997 [doi>10.1109/2.612249]
• 75: Wolfgang J. Paul , Peter Bach , Michael Bosch , Jörg Fischer , Cédric Lichtenau , Jochen Röhrig, Real PRAM Programming, Proceedings of the 8th International Euro-Par Conference on Parallel Processing, p.522-531, August 27-30, 2002
• 76: Pontius, N. and Bagherzadeh, N. 1999. Multithreaded extensions enhance multimedia performance. In Proceedings of the Workshop on Multithreaded Execution, Architecture and Compilation (Orlando, FL).
• 77: Eric Rotenberg , Quinn Jacobson , Yiannakis Sazeides , Jim Smith, Trace processors, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.138-148, December 01-03, 1997, Research Triangle Park, North Carolina, United States
• 78: Bohuslav Rychlik , John Faistl , Bryon Krug , John P. Shen, Efficacy and Performance Impact of Value Prediction, Proceedings of the 1998 International Conference on Parallel Architectures and Compilation Techniques, p.148, October 12-18, 1998
• 79: George Z. N. Cai, Power-Sensitive Multithreaded Architecture, Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors, p.199, September 17-20, 2000
• 80: Mauricio J. Serrano , Wayne Yamamoto , Roger C. Wood , Mario Nemirovsky, A model for performance estimation in a multistreamed superscalar processor, Proceedings of the 7th international conference on Computer performance evaluation : modelling techniques and tools: modelling techniques and tools, p.213-230, June 1994, Vienna, Austria
• 81: Sigmund, U., Steinhaus, M., and Ungerer, T. 2000. Transistor count and chip space assessment of multimedia-enhanced simultaneous multithreaded processors. In Proceedings of the 4th Workshop on Multithreaded Execution, Architecture and Compilation (Monterrey, CA).
• 82: Sigmund, U. and Ungerer, T. 1996a. Evaluating a multithreaded superscalar microprocessor versus a multiprocessor chip. In Proceedings of the 4th PASA Workshop on Parallel Systems and Algorithms (Jülich, Germany). 147--159.
• 83: Ulrich Sigmund , Theo Ungerer, Identifying Bottlenecks in a Multithreaded Superscalar Microprocessor, Proceedings of the Second International Euro-Par Conference on Parallel Processing-Volume II, p.797-800, August 26-29, 1996
• 84: Šilc, J., Robič, B., and Ungerer, T. 1998. Asynchrony in parallel computing: from dataflow to multithreading. Parall. Distr. Comput. Practices 1, 1, 57--83.
• 85: Šilc, J., Robič, B., and Ungerer, T. 1999. Processor Architecture: From Dataflow to Superscalar and Beyond. Springer-Verlag, Heidelberg and Berlin, Germany, and New York, NY.
• 86: Smith, B. J. 1981. Architecture and applications of the HEP multiprocessor computer system. SPIE Real-Time Signal Processing IV 298, 241--248.
• 87: Burton Smith, The architecture of HEP, on Parallel MIMD computation: HEP supercomputer and its applications, p.41-55, June 1985
• 88: James E. Smith , Sriram Vajapeyam, Trace Processors: Moving to Fourth-Generation Microarchitectures, Computer, v.30 n.9, p.68-74, September 1997 [doi>10.1109/2.612251]
• 89: Sohi, G. S. 1997. Multiscalar: another fourth-generation processor. Computer 30, 9, 72.
• 90: Gurindar S. Sohi, Microprocessors - 10 Years Back, 10 Years Ahead, Informatics - 10 Years Back. 10 Years Ahead., p.209-218, January 2001
• 91: Gurindar S. Sohi , Scott E. Breach , T. N. Vijaykumar, Multiscalar processors, Proceedings of the 22nd annual international symposium on Computer architecture, p.414-425, June 22-24, 1995, S. Margherita Ligure, Italy
• 92: Steinhaus, M., Kolla, R., Larriba-Pey, J. L., Ungerer, T., and Valero, M. 2001. Transistor count and chip space estimation of simple-scalar-based microprocessor models. In Proceedings of the Workshop on Complexity-Effective Design (Göteborg, Sweden).
• 93: Sterling, T. 1997. Beyond 100 teraflops through superconductors, holographic storage, and the data vortex. In Proceedings of the International Symposium on Supercomputing (Tokyo, Japan).
• 94: Tendler, J. M., Dodson, J. S., Fields, Jr., J. S., Le, H., and Sinharoy, B. 2002. POWER4 system microarchitecture. IBM J. Res. Dev. 46, 1, 5--26.
• 95: Texas Instruments. 1994. TMS320C80 Technical brief. Texas Instruments, Dallas, TX.
• 96: M. R. Thistle , B. J. Smith, A processor architecture for horizon, Proceedings of the 1988 ACM/IEEE conference on Supercomputing, p.35-41, November 12-17, 1988, Orlando, Florida, United States
• 97: Tremblay, M. 1999. A VLIW convergent multiprocessor system on a chip. In Proceedings of the Microprocessor Forum (San Jose, CA).
• 98: Marc Tremblay , Jeffrey Chan , Shailender Chaudhry , Andrew W. Conigliaro , Shing Sheung Tse, The MAJC Architecture: A Synthesis of Parallelism and Scalability, IEEE Micro, v.20 n.6, p.12-25, November 2000 [doi>10.1109/40.888700]
• 99: Jenn-Yuan Tsai , Pen-Chung Yew, The Superthreaded Architecture: Thread Pipelining with Run-Time Data Dependence Checking and Control Speculation, Proceedings of the 1996 Conference on Parallel Architectures and Compilation Techniques, p.35, October 20-23, 1996
• 100: Dean M. Tullsen , Susan J. Eggers , Joel S. Emer , Henry M. Levy , Jack L. Lo , Rebecca L. Stamm, Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor, Proceedings of the 23rd annual international symposium on Computer architecture, p.191-202, May 22-24, 1996, Philadelphia, Pennsylvania, United States
• 101: Dean M. Tullsen , Susan J. Eggers , Henry M. Levy, Simultaneous multithreading: maximizing on-chip parallelism, Proceedings of the 22nd annual international symposium on Computer architecture, p.392-403, June 22-24, 1995, S. Margherita Ligure, Italy
• 102: Dean M. Tullsen , Jack L. Lo , Susan J. Eggers , Henry M. Levy, Supporting Fine-Grained Synchronization on a Simultaneous Multithreading Processor, Proceedings of the 5th International Symposium on High Performance Computer Architecture, p.54, January 09-12, 1999
• 103: Ungerer, T., Robič, B., and Šilc, J. 2002. Multithreaded processors. Computer J. 45, 3, 320--348.
• 104: Sriram Vajapeyam , Tulika Mitra, Improving superscalar instruction dispatch and issue by exploiting dynamic code sequences, Proceedings of the 24th annual international symposium on Computer architecture, p.1-12, June 01-04, 1997, Denver, Colorado, United States
• 105: T. N. Vijaykumar , Gurindar S. Sohi, Task selection for a multiscalar processor, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.81-92, November 1998, Dallas, Texas, United States
• 106: David W. Wall, Limits of instruction-level parallelism, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.176-188, April 08-11, 1991, Santa Clara, California, United States
• 107: Steven Wallace , Brad Calder , Dean M. Tullsen, Threaded multiple path execution, Proceedings of the 25th annual international symposium on Computer architecture, p.238-249, June 27-July 02, 1998, Barcelona, Spain
• 108: Steven Wallace , Dean M. Tullsen , Brad Calder, Instruction Recycling on a Multiple-Path Processor, Proceedings of the 5th International Symposium on High Performance Computer Architecture, p.44, January 09-12, 1999
• 109: Wittenburg, J. P., Meyer, G., and Pirsch, P. 1999. Adapting and extending simultaneous multithreading for high performance video signal processing applications. In Proceedings of the Workshop on Multithreaded Execution, Architecture and Compilation (Orlando, FL).
• 110: Wayne Yamamoto , Mario Nemirovsky, Increasing superscalar performance through multistreaming, Proceedings of the IFIP WG10.3 working conference on Parallel architectures and compilation techniques, p.49-58, June 27-29, 1995, Limassol, Cyprus

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES

Additional Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.3 Other Architecture Styles
          Subjects: Pipeline processors

General Terms:
Design, Performance

Keywords:
Blocked multithreading, interleaved multithreading, simultaneous multithreading