| A performance evaluation of the Intel iAPX 432 |
| Full text |
Pdf
(505 KB)
|
| Source
|
ACM SIGARCH Computer Architecture News
archive
Volume 10 , Issue 4 (June 1982)
table of contents
Pages: 17 - 26
Year of Publication: 1982
ISSN:0163-5964
|
|
Authors
|
|
Paul M. Hansen
|
University of California, Berkeley, Berkeley, California
|
|
Mark A. Linton
|
University of California, Berkeley, Berkeley, California
|
|
Robert N. Mayo
|
University of California, Berkeley, Berkeley, California
|
|
Marguerite Murphy
|
University of California, Berkeley, Berkeley, California
|
|
David A. Patterson
|
University of California, Berkeley, Berkeley, California
|
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 0, Downloads (12 Months): 15, Citation Count: 13
|
|
|
ABSTRACT
We describe art experiment to test the 432 as a high-level language uniprocessor by comparing it with the 8086, 68000, and VAX-11/780 for four integer and character programs written in Ada, C, and Pascal.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
 |
1
|
|
 |
2
|
|
| |
3
|
{Gilbreath 81} Gilbreath, J., "A High-Level Language Benchmark," Byte, vol. 6, no. 9, September 1981, pp. 180--198.
|
| |
4
|
{Grappel and Hemmenway 81} Grappel, R. G., and Hemmenway, J. E., "A Tale of Four Microprocessors: Benchmarks Quantify Performance," Electronic Design News, April 1, 1981, pp. 179--285.
|
| |
5
|
{Intel 81} Introduction to the iAPX 482 Architecture, Intel Corporation, Santa Clara, CA, 1981.
|
| |
6
|
{Mazor 81} Mazor, S., 432 Architecture Workshop Version 2, Intel Corporation, July 1981.
|
 |
7
|
|
| |
8
|
{Rattner and Lattin 81} Rattner, J., and Lattin, W., "Ada Determines Architecture of 32-bit Microprocessor," Electronics, vol. 54, no. 4., February 24, 1981, pp. 119--126.
|
| |
9
|
{Wichmann 76} Wichmann, B. A., "Ackermann's Function: A Study in the Efficiency of Calling Procedures," BIT, vol. 16, 1976, pp. 103--110.
|
CITED BY 13
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
J. R. Goodman , Jian-tu Hsieh , Koujuch Liou , Andrew R. Pleszkun , P. B. Schechter , Honesty C. Young, PIPE: a VLSI decoupled architecture, ACM SIGARCH Computer Architecture News, v.13 n.3, p.20-27, June 1985
|
|