Synthesis and placement flow for gain-based programmable regular fabrics

ABSTRACT

In this paper we present the Gain-based Logic Block Array (GLA), a new via-programmable regular fabric. GLA is an array of Gain-based Logic Blocks (GLBs). The GLB is a semi-universal logic block designed based on logical effort theory[12]. Customization of the GLBs is provided by programmable vias. To achieve the best performance, appropriate fabric has to be selected from a family of GLAs with different performance-area trade-offs. We describe a synthesis and placement flow which, for a given design to be implemented, allows us to select the best GLA from the candidate family.

REFERENCES

• 1: R. Bryant, K-T. Cheng, A. Kahng, K. Keutzer, W. Maly, R. Newton, L. Pileggi, J. Rabaey, A. Sangiovanni-Vincentelli, "Limitations and Challenges of Computer-Aided Design Technology for CMOS VLSI", Proc. IEEE, vol. 89, issue 3, Mar 2001, pp. 341--365.
• 2: Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997
• 3: J. Cong, Y. Ding, "FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs", IEEE trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 13 Issue 1, Jan 1994, pp. 1--12.
• 4: H. Dao, V.G. Oklobdzija, "Application of Logical Effort Techniques for Speed Optimization and Analysis of Representative Adders", Conference Record of the Thirty-Fifth Asilomar Conference on Signals, Systems and Computers, vol 2, 2001, pp: 1666--1669.
• 5: Joel Grodstein , Eric Lehman , Heather Harkness , Bill Grundmann , Yosinatori Watanabe, A delay model for logic synthesis of continuously-sized networks, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.458-462, November 05-09, 1995, San Jose, California, United States
• 6: Bo Hu , Malgorzata Marek-Sadowska, Fine granularity clustering for large scale placement problems, Proceedings of the 2003 international symposium on Physical design, April 06-09, 2003, Monterey, CA, USA [doi>10.1145/640000.640017]
• 7: C.C. Lin, M. Marek-Sadowska, D. Gatlin, "On designing universal logic blocks and their application to FPGA design", IEEE trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 16, issue 5, May 1997, pp. 519--527.
• 8: Wojciech Maly, IC design in high-cost nanometer-technologies era, Proceedings of the 38th conference on Design automation, p.9-14, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.378249]
• 9: F. Mo, R.K. Brayton, "Regular Fabrics in Deep Sub-Micron Integrated-Circuit Design", Intl. Workshop on Logic and Synthesis, Jun 2002.
• 10: Fan Mo , Robert K. Brayton, Whirlpool PLAs: a regular logic structure and their synthesis, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.543-550, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774652]
• 11: Ellen Sentovich , Kanwar Jit Singh , Cho W. Moon , Hamid Savoj , Robert K. Brayton , Alberto L. Sangiovanni-Vincentelli, Sequential Circuit Design Using Synthesis and Optimization, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.328-333, October 11-14, 1992
• 12: Ivan E. Sutherland , Robert F. Sproull, Logical effort: designing for speed on the back of an envelope, Proceedings of the 1991 University of California/Santa Cruz conference on Advanced research in VLSI, p.1-16, April 1991
• 13: X.Y. Yu, V.G. Oklobdzija, W.W. Walker, "Application of Logical Effort on Design of Arithmetic Blocks", Conference Record of the Thirty-Fifth Asilomar Conference on Signals, Systems and Computers, vol 1, 2001, pp: 872--874

INDEX TERMS

Primary Classification:
  J. Computer Applications
  J.6 COMPUTER-AIDED ENGINEERING
      Subjects: Computer-aided design (CAD)

General Terms:
Algorithms

Keywords:
gain, programmable, regular fabric