The Clipper processor: instruction set architecture and implementation

ABSTRACT

Intergraph's CLIPPER microprocessor is a high performance, three chip module that implements a new instruction set architecture designed for convenient programmability, broad functionality, and easy future expansion.

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Bailey, D.H., and Barton, J.T. The NAS Kernel Benchmark Program, NASA Tech. Memo. 86711, August 1985.
	2	Joseph J. F. Cavanagh, Digital Computer Arithmetic, McGraw-Hill, Inc., New York, NY, 1983
	3	James Cho , Alan J Smith , Howard Sachs, The Memory Architecture and the Cache and Memory Management Unit for, University of California at Berkeley, Berkeley, CA, 1986
	4	Chow, F., Himmelstein, M,, Killian, E., and Weber, L. Engineering a RISC compiler system. In Proceedings of the IEEE Compcon, San Francisco, Calif., March, 1986, pp. 132-137.
	5	Douglas W. Clark , Henry M. Levy, Measurement and analysis of instruction use in the VAX-11/780, Proceedings of the 9th annual symposium on Computer Architecture, p.9-17, April 26-29, 1982, Austin, Texas, United States
	6	Cody, W.J., Coonen, J.T., Gay, D.M., Hanson, K., Hough, D., Kahan, W., Karpinski, R., Palmer, J., Ris, F.N., and Stevenson, D. A Proposed radix- and word-length-independent standard for floating point arithmetic. IEEE Micro 4, 4 (Aug. 1984), 86-100.
	7	Robert P. Colwell , Charles Y. Hitchcock, III , E. D. Jensen , H. M. Brinkley Sprunt , Charles P. Kollar, Computers, complexity, and controversy, Computer, v.18 n.9, p.8-19, Sept. 1985 [doi>10.1109/MC.1985.1663000]
	8	Curnow, H.J., and Wichman, B.A. A synthetic benchma:tk. Comput. J. 19, 1 (Feb. 1976), 43-49.
	9	DeMoney, M., Moore, J., and Mashey, J. Operating system support on a RISC. In Proceedings of the IEEE Compcon (San Francisco, Calif., March, 1986), pp. 138-143.
	10	Digital Equipment Corp., VAX Architecture Handbook, 19131.
	11	Dongarra, J.J. Performance of various computers using standard linear equations software in a Fortran environment. Comp. Arch. News 13, 1 (Mar. 1985), 3-11.
	12	Joel S. Emer , Douglas W. Clark, A Characterization of Processor Performance in the vax-11/780, Proceedings of the 11th annual international symposium on Computer architecture, p.301-310, January 1984
	13	CORPORATE Fairchild, CLIPPER 32-bit microprocessor: user's manual, Prentice-Hall, Inc., Upper Saddle River, NJ, 1987
	14	Michael J. Flynn , Chad L. Mitchell , Johannes M. Mulder, And now a case for more complex instruction sets, Computer, v.20 n.9, p.71-83, Sept. 1987 [doi>10.1109/MC.1987.1663696]
	15	Fossum, T., McElroy, J., and English, W. An Overview of the VAX 8600 System, Digital Tech. J. I (Aug. 1985), 8-23.
	16	Grochowski, E.T. An Instructor Tracer for the Motorola 68010, MS Project Report, Computer Science Division, EECS Dept., University of California, Berkeley, Calif., May, 1986.
	17	Paul M. Hansen , Mark A. Linton , Robert N. Mayo , Marguerite Murphy , David A. Patterson, A performance evaluation of the Intel iAPX 432, ACM SIGARCH Computer Architecture News, v.10 n.4, p.17-26, June 1982 [doi>10.1145/641542.641545]
	18	John Hennessy , Norman Jouppi , Forest Baskett , Thomas Gross , John Gill, Hardware/software tradeoffs for increased performance, Proceedings of the first international symposium on Architectural support for programming languages and operating systems, p.2-11, March 01-03, 1982, Palo Alto, California, United States
	19	Hennessy, }. VLSI processor architecture, IEEETC C-23, 12 (Dec. 1984), 1221-1246.
	20	Huck, J. Comparative analysis of computer architectures, Computer Systems Laboratory Tech. Rep. 83-243, May, 1983, Stanford University, Stanford, Calif.
	21	Hunter, C., and Farquhar, E. Introduction to the NS16000 architecture. IEEE MICRO 4, 2 (Apr. 1984), 2~3-47.
	22	IBM Corporation. IBM Systems/370 Principles of Operation, Form Number GA22-7000-5, IBM, Poughkeepsie, New York, 1976.
	23	Kirrmann, H. Data format and bus compatibility in microprocessors. IEEE MICRO 3, 4 (Aug. 1983), 32-47.
	24	H. M. Levy , R. H. Eckhouse, Computer programming and architecture: The VAX, Digital Press, Newton, MA, 1989
	25	Lunde, A. Evaluation of Instruction Set Processor Architecture by Program Tracing. Tech. Rep., Dept. of Computer Science, Carnegie- Mellon University, July, 1974.
	26	Mateosian, R. System considerations in the NS32032 design. In Proceedings of the NCC, 1984, pp. 77-81.
	27	McMahon, F. The Livermore Fortran Kernels: A Computer Test of the Numerical Performance Range, Tech. Rep. UCRL-53745, Lawrence Livermore National Laboratory, December, 1986.
	28	CORPORATE Motorola, Inc. Staff, MC 68000 16-Bit Microprocessor User's Manual, Prentice Hall PTR, Upper Saddle River, NJ, 1982
	29	Neff, D. C compiler implementation issues on the CLIPPER microprocessor. In Proceedings of Compcon (San Francisco, Calif., Mar. 1986), pp. 196-201.
	30	Neff, L. CLIPPER microprocessor architecture overview. In Proceedings of Compeon. (San Francisco, Calif., Mar. 1986), pp. 191-195.
	31	Neuhauser, C.J. Analysis of the PDP-11 Instruction Stream. Tech. Rep. 183, Computer Systems Laboratory, Stanford Electronics Laboratories, Stanford University, Stanford, Calif. 94305, February, 1980.
	32	Patterson, D.A., and Sequin, C.H. A VLS{ RISC, IEEE Comp. 16, 9 (Sept. 1982), 8-20.
	33	David A. Patterson, Reduced instruction set computers, Communications of the ACM, v.28 n.1, p.8-21, Jan. 1985 [doi>10.1145/2465.214917]
	34	Tekla S. Perry, At work or play, he's the captain, IEEE Spectrum, v.24 n.6, p.56-59, June 1987
	35	Bernard L. Peuto , Leonard J. Shustek, An instruction timing model of CPU performance, Proceedings of the 4th annual symposium on Computer architecture, p.165-178, March 23-25, 1977
	36	Radin, G. The 801 Minicomputer. IBM J. Res. Devel. 27, 3 (May, 1983), 237-246.
	37	Dennis M. Ritchie , Ken Thompson, The UNIX time-sharing system, Communications of the ACM, v.17 n.7, p.365-375, July 1974 [doi>10.1145/361011.361061]
	38	Smith, A.J. Input/output optimization and disk architecture: A survey. Perform. Eval. I, 2 (1981), 104-117.
	39	Alan Jay Smith, Cache Memories, ACM Computing Surveys (CSUR), v.14 n.3, p.473-530, Sept. 1982 [doi>10.1145/356887.356892]
	40	Alan J Smith, Problems, Directions and Issues in Memory Hierarchy, University of California at Berkeley, Berkeley, CA, 1984
	41	Stallings, W. Reduced instruction set computer architecture. In Proceedings of the IEEE 76, 1 (Jan. 1988), pp. 38-55.
	42	P. Sweazey , A. J. Smith, A class of compatible cache consistency protocols and their support by the IEEE futurebus, Proceedings of the 13th annual international symposium on Computer architecture, p.414-423, June 02-05, 1986, Tokyo, Japan
	43	Reinhold P. Weicker, Dhrystone: a synthetic systems programming benchmark, Communications of the ACM, v.27 n.10, p.1013-1030, Oct 1984 [doi>10.1145/358274.358283]
	44	Cheryl A. Wiecek, A case study of VAX-11 instruction set usage for compiler execution, Proceedings of the first international symposium on Architectural support for programming languages and operating systems, p.177-184, March 01-03, 1982, Palo Alto, California, United States