Clustering and linear placement

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Clustering and linear placement

Full text

Pdf (540 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Papers on Twenty-five years of electronic design automation table of contents

Pages: 50 - 56

Year of Publication: 1988

ISBN:0-89791-267-5

Authors

D. M. Schuler	GTE Laboratories, Incorporated Waltham, Massachusetts
E. G. Ulrich	GTE Laboratories, Incorporated Waltham, Massachusetts

Sponsor

SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 4, Downloads (12 Months): 14, Citation Count: 4

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/62882.62885 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	M, A, Breuer, "General Survey of Design Automation of Digital Computers, " Proceedings IEEE, Vol. 54, pp. 1708-1721, December 1966.
	2	Howard R. Charney , Donald L. Plato, Efficient partitioning of components, Proceedings of the 5th annual workshop on Design automation, p.16.1-16.21, July 15-18, 1968, Washington, D. C., United States [doi>10.1145/800167.805401]
	3	R. Mitchell, Personal Notes.
	4	Murray A. Milne, CLUSTR: A program for structuring design problems, Proceedings of the 8th workshop on Design automation, p.242-249, June 28-30, 1971, Atlantic City, New Jersey, United States [doi>10.1145/800158.805078]
	5	E.L. Lawler, "Electrical Assemblies with a Minimum Number of interconnect{ons, " IEEE Transactions on Electronic Computersj Vol. EC-11, pp. 86-88, February 1962.
	6	R. L. Russo , P. K. Wolff, Sr., ALMS: Automated logic mapping system, Proceedings of the 8th workshop on Design automation, p.118-130, June 28-30, 1971, Atlantic City, New Jersey, United States [doi>10.1145/800158.805066]
	7	D.M. Schuler, "The Clustering of Interconnected Nodes," GTE Laboratories Tectmical Memorandum 70-468.1, December 1970.
	8	Roland L. Mattison, A high quality, low cost router for MOS/LSI, Proceedings of the 9th workshop on Design automation, p.94-103, June 26-28, 1972 [doi>10.1145/800153.804934]
	9	Donald E. Knuth, The art of computer programming, volume 1 (3rd ed.): fundamental algorithms, Addison Wesley Longman Publishing Co., Inc., Redwood City, CA, 1997

CITED BY 4

	Ching-Wei Yeh , Chung-Kuan Cheng , Ting-Ting Y. Lin, A probabilistic multicommodity-flow solution to circuit clustering problems, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.428-431, November 1992, Santa Clara, California, United States
	Hyuk-Jae Jang , Barry M. Pangrle, A grid-based approach for connectivity binding with geometric costs, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.94-99, November 07-11, 1993, Santa Clara, California, United States
	Kalapi Roy , Carl Sechen, A timing driven N-way chip and multi-chip partitioner, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.240-247, November 07-11, 1993, Santa Clara, California, United States
	Dirk Behrens , Klaus Harbich , Erich Barke, Hierarchical partitioning, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.470-477, November 10-14, 1996, San Jose, California, United States