Flexible processors: a promising application-specific processor design approach

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Flexible processors: a promising application-specific processor design approach

Full text

Pdf (1.04 MB)

Source

International Symposium on Microarchitecture archive
Proceedings of the 21st annual workshop on Microprogramming and microarchitecture table of contents

San Diego, California, United States

Pages: 30 - 39

Year of Publication: 1988

ISBN:0-8186-1919-8

Authors

A. Wolfe	Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA
P. Shen	Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA

Sponsor

SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing

Publisher

IEEE Computer Society Press Los Alamitos, CA, USA

Bibliometrics

Downloads (6 Weeks): 1, Downloads (12 Months): 14, Citation Count: 4

Additional Information:

abstract references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

ABSTRACT

A new approach to application specific processor design is presented in this paper. Existing application specific processors are either based on existing general purpose processors or custom designed special purpose processors. The availability of a new technology, the Xilinx Logic Cell Array, presents the opportunity for a new alternative. The Flexible Processor Cell is a prototype of an extremely reconfigurable application specific processor. Flexible processors can potentially provide the performance advantages of special purpose processors as well as the cost advantages of general purpose processors. The flexible processor concept opens many potential areas for future research in processor architecture and implementation. This paper presents the design, implementation, and preliminary performance evaluation of an experimental flexible processor.

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Harold S. Stone, High-performance computer architecture, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1987
	2	A. Charlesworth, "An Approach to Scientific Array Processing: The Architectural Design of the AP-120B/FPS-164 Family", Computer, September 1987, pp. 18-27.
	3	Helmut Weber, A microprogrammed implementation of EULER on IBM system/360 model 30, Communications of the ACM, v.10 n.9, p.549-558, Sept. 1967 [doi>10.1145/363566.363682]
	4	George Radin, The 801 minicomputer, Proceedings of the first international symposium on Architectural support for programming languages and operating systems, p.39-47, March 01-03, 1982, Palo Alto, California, United States
	5	D. Patterson and C. Sequin, 'A VLSI RISC", Computer, September,l982, pp. 8-21.
	6	J. Hennessy. et al.. "The MIPS Machine", COMPCON, IEEE, Spring 1982, pp. 2-7.
	7	Daniel P. Siewiorek , G. Bell , A. C. Newell, Computer Structures: Principles and Examples, McGraw-Hill, Inc., New York, NY, 1982
	8	D. Anderson, et al., "The IBM System/360 Model 91: Machine Philosophy and Instruction Handling", IBM J. Res. and Dev., v. 11, n. 1, 1967, pp. 8-24.
	9	Xilinx. XC3020 Logic Cell Array Data Book, Xilinx, San Jose, CA, 1987.
	10	A. Wolfe , M. Breternitz, Jr. , C. Stephens , A. L. Ting , D. B. Kirk , R. P. Bianchini, Jr. , J. P. Shen, The white dwarf: a high-performance application-specific processor, Proceedings of the 15th Annual International Symposium on Computer architecture, p.212-222, May 30-June 02, 1988, Honolulu, Hawaii, United States
	11	AMD, AMD Bipolar Microprocessor Logic and Interface Data Book, Advanced Micro Devices, Sunnyvale, CA, 1985.

CITED BY 4

	H. Mulder , R. J. Portier, Cost-effective design of application specific VLIW processors using the SCARCE framework, ACM SIGMICRO Newsletter, v.20 n.3, p.35-42, Sep. 1989
	H. Mulder , P. Stravers, A flexible VLSI core for an adaptable architecture, ACM SIGMICRO Newsletter, v.20 n.3, p.223-231, Sep. 1989
	J. M. Mulder , R. J. Portier , A. Srivastava , R. in't Velt, An architecture framework for application-specific and scalable architectures, ACM SIGARCH Computer Architecture News, v.17 n.3, p.362-369, June 1989
	Adam J. Elbirt , Christof Paar, An Instruction-Level Distributed Processor for Symmetric-Key Cryptography, IEEE Transactions on Parallel and Distributed Systems, v.16 n.5, p.468-480, May 2005