Behavioral synthesis of field programmable analog array circuits

ABSTRACT

This article presents methods to translate a behavioral-level analog description into a Field Programmable Analog Array (FPAA) implementation. The methods consist of several steps that are referred to as function decomposition, macrocell synthesis, placement and routing, and postplacement simulation. The focus of this article is on the first three steps. The function decomposition step deals with decomposing a high-order system function into a set of lower-order functions. We present an efficient procedure for searching for an optimal solution. This procedure is based on first formally demonstrating the equivalence of two previously used optimization criteria. The objective of the macrocell synthesis step is to generate a hardware realization. A modified signal flow graph is introduced to represent FPAA circuits and graph transformations are used to identify the realizations that comply with the FPAA hardware constraints. The modified signal flow graph also allows scaling of capacitor values due to the limited set of allowable values in an FPAA. For the placement and routing step, an efficient method to estimate the circuit performance degradation due to parasitic effects is given. Using performance degradation as the cost function, an algorithm for finding an optimal FPAA placement and routing configuration is given. The efficacy of the methods developed is demonstrated by direct measurements on a set of filters.

REFERENCES

• 1: Analog Devices. 1997. Low-Noise, 90Mhz Variable-Gain Amplifier.
• 2: Adrian Bratt , Ian Macbeth, DPAD2—A Field Programmable Analog Array, Analog Integrated Circuits and Signal Processing, v.17 n.1-2, p.67-89, Sept. 1998 [doi>10.1023/A:1008245831501]
• 3: Burr-Brown, Inc. 1990a. Digitally-Controlled Programmable-Gain Instrumentation Amplifier.
• 4: Burr-Brown, Inc. 1990b. Universal Active Filter.
• 5: Robert C. Chang , Bing J. Sheu , Joongho Choi , David Cheng-Hsiung Chen, Programmable-weight building blocks for analog VLSI neural network processors, Analog Integrated Circuits and Signal Processing, v.9 n.3, p.215-230, April 1996
• 6: Thomas T. Cormen , Charles E. Leiserson , Ronald L. Rivest, Introduction to algorithms, MIT Press, Cambridge, MA, 1990
• 7: Dean R. D’Mello , P. Glenn Gulak, Design Approaches to Field-Programmable Analog Integrated Circuits, Analog Integrated Circuits and Signal Processing, v.17 n.1-2, p.7-34, Sept. 1998 [doi>10.1023/A:1008289613754]
• 8: Doboli, A., Dhanwada, N., and Vemuri, R. 2000. A heuristic technique for system-level architecture generation from signal flow graph representations of analog systems. In Proceedings of ISCAS, vol. III, 181--184.
• 9: Eberhardt, S., Duong, T., and Thakoor, A. 1989. Design of parallel hardware neural network systems from custom analog VLSI building block chips. In Proceedings of the IEEE INNS International Joint Conference on Neural Networks, 183--190.
• 10: Edwards, R. T., Strohbehn, K., and Jaskulek, S. E. 2000. A field-programmable mixed-signal array architecture using antifuse interconnections. In Proceedings of ISCAS, 319--322.
• 11: S. H. K. Embabi , X. Quan , N. Oki , A. Manjrekar , E. Sánchez-Sinencio, A Current-Mode based Field-Programmable Analog Array for Signal Processing Applications, Analog Integrated Circuits and Signal Processing, v.17 n.1-2, p.125-142, Sept. 1998 [doi>10.1023/A:1008254100550]
• 12: Fast Analog Solution, Ltd. Available at http://www.fas.co.uk.
• 13: Faura, J., Horton, C., Duong, P. V., Madrenas, J., Aguirre, M. A., and Insenser, J. M. 1997. A novel mixed signal programmable device with on-chip micro processor. In Proceedings of the Custom Integrated Circuits Conference, 103--106.
• 14: Ganesan, S. and Vemuri, R. 1999a. An FPGA/FPAA-based rapid prototyping environment for mixed signal systems. In Proceedings of SPIE.
• 15: Sree Ganesan , Ranga Vemuri, FAAR: A Router for Field-Programmable Analog Arrays, Proceedings of the 12th International Conference on VLSI Design - 'VLSI for the Information Appliance', p.556, January 10-13, 1999
• 16: Sree Ganesan , Ranga Vemuri, Technology mapping and retargeting for field-programmable analog arrays, Proceedings of the conference on Design, automation and test in Europe, p.58-65, March 27-30, 2000, Paris, France [doi>10.1145/343647.343700]
• 17: Gaudet, V. Available at http://www.eecg.toronto.edu/vgaudet/fpaa.html. University of Toronto.
• 18: Gaudet, V. and Gulak, G. 1999. 10 MHz field programmable analog array prototype based on CMOS current conveyors. In Proceedings of the 1999 Micronet Annual Workshop.
• 19: Goodenough, F. 1990. Voltage-tunable linear filters move onto a chip. Electron. Des..
• 20: Gregorian, R. and Temes, G. 1986. Analog MOS Integrated Circuits for Signal Processing. Wiley New York.
• 21: Guindi, B. S. and Elmasry, M. I. 1995. High-level analog synthesis using signal flow graph transformations. In Proceedings of the Eighth ASIC Conference and Exhibit, 366--369.
• 22: Huelsman, L. P. 1970. Active Filters: Lumped, Distributed, Integrated, Digital, and Parametric. McGraw-Hill, New York.
• 23: Hans W. Klein, The EPAC Architecture: An Expert Cell Approach to Field Programmable Analog Devices, Analog Integrated Circuits and Signal Processing, v.17 n.1-2, p.91-103, Sept. 1998 [doi>10.1023/A:1008297832410]
• 24: Haydar Kutuk , Sung-Mo (Steve) Kang, A Switched Capacitor Approach to Field-Programmable Analog Array (FPAA) Design, Analog Integrated Circuits and Signal Processing, v.17 n.1-2, p.51-65, Sept. 1998 [doi>10.1023/A:1008293714663]
• 25: Lattice Semiconductor Inc. Available at http://www.latticesemi.com.
• 26: Edward K. F. Lee , Wai L. Hui, A Novel Switched-Capacitor Based Field-Programmable Analog Array Architecture, Analog Integrated Circuits and Signal Processing, v.17 n.1-2, p.35-50, Sept. 1998 [doi>10.1023/A:1008241730592]
• 27: Lueder, E. 1970. A decomposition of a transfer function minimizing distortion and inband losses. Bell Syst. Tech. J., 456--469.
• 28: Lueder, E. 1975. Optimization of the dynamic range and the nosie distance of RC-active filters by dynamic programming. Circ. Theor. Appl. 3, 365--370.
• 29: Motorola Inc. 1997. EasyAnalog Design Software User's Manual.
• 30: Natarajan, S. 1987. Theory and Design of Linear Active Networks. Macmillan, New York.
• 31: Perry, D. J. 1981. Scaling transformation of multiple-feedback filters. IEE Proc. 128, 4, 176--179.
• 32: Edmund Pierzchala , Marek A. Perkowski, A High-Frequency Field-Programmable Analog Array (FPAA) Part 1: Design, Analog Integrated Circuits and Signal Processing, v.17 n.1-2, p.143-156, Sept. 1998 [doi>10.1023/A:1008206201459]
• 33: Christophe Premont , Richard Grisel , Nacer Abouchi , Jean-Pierre Chante, A Current Conveyor based Field Programmable Analog Array, Analog Integrated Circuits and Signal Processing, v.17 n.1-2, p.105-124, Sept. 1998 [doi>10.1023/A:1008202016480]
• 34: Quan, X., Embabi, S. H. K., and Sanchez-Sinencio, E. 1998. A current-mode based field programmable analog array architecture for signal processing applications. In Proceedings of CICC, 277--280.
• 35: Sheu, B. J. 1991. VLSI neurocomputing with analog programmable chips and digital systolic array chips. In Proceedings of IEEE ISCAS, 1267--1270.
• 36: Snelgrove, W. M. and Sedra, A. S. 1978. Optimization of dynamic range in cascade active filters. In Proceedings of ISCAS, 151--155.
• 37: Alain Vachoux, Analog and Mixed-Signal Extensions to VHDL, Analog Integrated Circuits and Signal Processing, v.16 n.2, p.185-200, June 1, 1998 [doi>10.1023/A:1008224008084]
• 38: Warecki, S., Palusinski, O. A., Vrudhula, S. B. K., and Mensch, W. D. 2000. Analog digital development board for prototyping mixed signal circuits. In Proceedings of the Seventh International Conference on Mixed Design of Integrated Circuits and Systems, 85--90.
• 39: Wu, T. 1999. Simulation and design of mixed-signal circuit for prototyping using field-programmable analog array (FPAA). MS Thesis, University of Arizona.
• 40: Yaghutiel, H., Sangiovanni-Vincentelli, A., and Gray, P. R. 1986. A methodology for automated layout of switched-capacitor filters. In Proceedings of the IEEE International Conference on Computer-Aided Design, 444--447.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Gate arrays

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids

  G. Mathematics of Computing
  G.2 DISCRETE MATHEMATICS
      G.2.2 Graph Theory
          Subjects: Path and circuit problems

General Terms:
Algorithms, Design, Performance, Theory, Verification

Keywords:
Programmable circuits, analog synthesis