Silicon physical random functions

ABSTRACT

We introduce the notion of a Physical Random Function (PUF). We argue that a complex integrated circuit can be viewed as a silicon PUF and describe a technique to identify and authenticate individual integrated circuits (ICs).We describe several possible circuit realizations of different PUFs. These circuits have been implemented in commodity Field Programmable Gate Arrays (FPGAs). We present experiments which indicate that reliable authentication of individual FPGAs can be performed even in the presence of significant environmental variations.We describe how secure smart cards can be built, and also briefly describe how PUFs can be applied to licensing and certification applications.

REFERENCES

• 1: Ross J. Anderson, Security Engineering: A Guide to Building Dependable Distributed Systems, John Wiley & Sons, Inc., New York, NY, 2001
• 2: R. J. Anderson and M. G. Kuhn. Tamper Resistance A Cautionary Note. In Proceedings of Second Usenix Workshop on Electronic Commerce, pages 1--11, 1996.
• 3: Ross J. Anderson , Markus G. Kuhn, Low Cost Attacks on Tamper Resistant Devices, Proceedings of the 5th International Workshop on Security Protocols, p.125-136, April 07-09, 1997
• 4: Paolo Antognetti , Guiseppe Massobrio, Semiconductor Device Modeling with Spice, McGraw-Hill, Inc., New York, NY, 1990
• 5: Kerry Bernstein , Keith M. Carrig , Christopher M. Durham , Patrick R. Hansen , David Hogenmiller , Edward J. Nowak , Norman J. Rohrer, High speed CMOS design styles, Kluwer Academic Publishers, Norwell, MA, 1998
• 6: D. S. Boning and S. Nassif. Models of Process Variations in Device and Interconnect. In A. Chandrakasan, W. Bowhill, and F. Fox, editors Design of High Performance Microprocessor Circuits, chapter 6. IEEE Press, 2000.
• 7: D. Chinnery and K. Keutzer. Closing the Gap Between ASIC & Custom. Kulwer Academic Publishers, 2002.
• 8: Florentin Dartu , Lawrence T. Pileggi, Calculating worst-case gate delays due to dominant capacitance coupling, Proceedings of the 34th annual conference on Design automation, p.46-51, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266033]
• 9: Srinivas Devadas , Abhijit Ghosh , Kurt Keutzer, Logic synthesis, McGraw-Hill, Inc., New York, NY, 1994
• 10: Blaise Gassend , Dwaine Clarke , Marten van Dijk , Srinivas Devadas, Controlled Physical Random Functions, Proceedings of the 18th Annual Computer Security Applications Conference, p.149, December 09-13, 2002
• 11: K. Lofstrom, W. R. Daasch, and D. Taylor. IC Identification Circuit Using Device Mismatch. In Proceedings of ISSCC 2000, pages 372--373, February 2000.
• 12: Pappu Srinivasa Ravikanth , Stephen A. Benton, Physical one-way functions, 2001
• 13: Sean W. Smith , Steve Weingart, Building a high-performance, programmable secure coprocessor, Computer Networks: The International Journal of Computer and Telecommunications Networking, v.31 n.9, p.831-860, April 23, 1999
• 14: Neil H. E. Weste , Kamran Eshraghian, Principles of CMOS VLSI design: a systems perspective, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1985
• 15: H. Wong and Y. Taur. Three-dimensional atomistic simulation of discrete random dopant distribution effects in sub-0.1 um MOSFETs. In IEDM Technical Digest, pages 705--708, 1993.
• 16: B. S. Yee. Using Secure Coprocessors. PhD thesis, Carnegie Mellon University, 1994.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS
      Subjects: Smartcards

General Terms:
Experimentation, Measurement, Security

Keywords:
identification, physical random function, physical security, smartcard, tamper resistance, unclonability