ACM Home Page
Please provide us with feedback. Feedback
Validating software pipelining optimizations
Full text PdfPdf (208 KB)
Source International Conference on Compilers, Architecture and Synthesis for Embedded Systems archive
Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems table of contents
Grenoble, France
SESSION: Session S9.1: software transformation table of contents
Pages: 280 - 287  
Year of Publication: 2002
ISBN:1-58113-575-0
Authors
Raya Leviathan  Weizmann Institute of Science
Amir Pnueli  Weizmann Institute of Science
Sponsor
ACM: Association for Computing Machinery
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 1,   Downloads (12 Months): 26,   Citation Count: 3
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/581630.581676
What is a DOI?

ABSTRACT

The paper presents a method for translation validation of a specific optimization, software pipelining optimization, used to increase the instruction level parallelism in EPIC type of architectures. Using a methodology as in [15] to establish simulation relation between source and target based on computational induction, we describe an algorithm that automatically produces a set of decidable proof obligations. The paper also describes SPV, a prototype translation validator that automatically produces verification conditions for software pipelining optimizations of the SGI Pro-64 compiler. These verification conditions are further checked automatically by the CVC [12] checker.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

1
 
2
N. Bjorner, A. Browne, M. Colon, B. Finkbeiner, Z. Manna, M. P. H. B. Simpa, and T. Uribe. step The Stanford Temporal Prover Educational Release. Computer Science Department, Stanford University, July 1998.
 
3
 
4
 
5
S. Glenser, R. Geiß, and B. Boesler. Verified code generation for embedded systems. In Compiler Optimization meets Compiler Verification, pages 23--40, 2002.
 
6
7
 
8
C. Jaramillo, R. Gupta, and M. Soffa. Debugging and testing optimizers through comparision checking. In Compiler Optimization meets Compiler Verification, pages 87--103, 2002.
 
9
10
11
 
12
 
13
W. Zimmermann and T. Gaul. On the Construction of Correct Compiler Back-Ends: An ASM Approach. Journal of Universal Computer Science, 3(5):504--567, May 1997.
 
14
L. Zuck, A. Pnueli, Y. Fang, and B. Goldberg. Voc: A translation validation for optimizing compilers. In Compiler Optimization meets Compiler Verification, pages 6--22, 2002.
 
15


Collaborative Colleagues:
Raya Leviathan: colleagues
Amir Pnueli: colleagues