An adaptive low-power transmission scheme for on-chip networks

ABSTRACT

Systems-on-Chip (SoC) are evolving toward complex heterogeneous multiprocessors made of many predesigned macrocells or subsystems with application-specific interconnections. Intra-chip interconnects are thus becoming one of the central elements of SoC design and pose conflicting goals in terms of low energy per transmitted bit, guaranteed signal integrity, and ease of design. This work introduces and shows first results on a novel interconnect system which uses low-swing signalling, error detection codes, and a retransmission scheme; it minimises the interconnect voltage swing and frequency subject to workload requirements and S/N conditions. Simulation results show that tangible savings in energy can be attained while achieving at the same time more robustness to large variations in actual workload, noise, and technology quality (all quantities easily mispredicted in very complex systems and advanced technologies). It can be argued that traditional worst-case correct-by-design paradigm will be less and less applicable in future multibillion transistor SoC and deep sub-micron technologies; this work represents a first example towards robust adaptive designs.

REFERENCES

• 1: Luca Benini , Giovanni de Micheli, Dynamic Power Management: Design Techniques and CAD Tools, Kluwer Academic Publishers, Norwell, MA, 1998
• 2: Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002 [doi>10.1109/2.976921]
• 3: Luca Benini , Giovanni de Micheli , Enrico Macii , Donatella Sciuto , Cristina Silvano, Asymptotic Zero-Transition Activity Encoding for Address Busses in Low-Power Microprocessor-Based Systems, Proceedings of the 7th Great Lakes Symposium on VLSI, p.77, March 13-15, 1997
• 4: D. Bertozzi , L. Benini , G. de Micheli, Low Power Error Resilient Encoding for On-Chip Data Buses, Proceedings of the conference on Design, automation and test in Europe, p.102, March 04-08, 2002
• 5: Krisztián Flautner , Steve Reinhardt , Trevor Mudge, Automatic performance setting for dynamic voltage scaling, Proceedings of the 7th annual international conference on Mobile computing and networking, p.260-271, July 2001, Rome, Italy [doi>10.1145/381677.381702]
• 6: Vadim Gutnik , Anantha P. Chandrakasan, Embedded power supply for low-power DSP, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.4, p.425-435, Dec. 1997 [doi>10.1109/92.645069]
• 7: Rajamohana Hegde , Naresh R. Shanbhag, Toward achieving energy efficiency in presence of deep submicron noise, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.4, p.379-391, Aug. 2000 [doi>10.1109/92.863617]
• 8: Rajamohana Hegde , Naresh R. Shanbhag, Soft digital signal processing, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.6, p.813-823, 12/1/2001 [doi>10.1109/92.974895]
• 9: Haris Lekatsas , Joerg Henkel, ETAM++: Extended Transition Activity Measure for Low Power Address Bus Designs, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.113, January 07-11, 2002
• 10: N. K. J. Li~Shang, Li-Shiuan~Peh. Power-efficient interconnection networks: Dynamic voltage scaling with links. IEEE Computer Architecture Letters, 1(5), May 2002.
• 11: D. Liu and C. Svensson. Power consumption estimation in CMOS VLSI chips. IEEE Journal of Solid-State Circuits, 29(6):663--70, June 1994.
• 12: Trevor Pering , Tom Burd , Robert Brodersen, The simulation and evaluation of dynamic voltage scaling algorithms, Proceedings of the 1998 international symposium on Low power electronics and design, p.76-81, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280790]
• 13: P. P. Sotiriadis and A. Chandrakasan. Low power bus coding techniques considering inter-wire capacitances. In Proceedings of the IEEE Custom Integrated Circuit Conf., pages 507--10, Orlando, Fla., May 2000.
• 14: Mircea R. Stan , Wayne P. Burleson, Bus-invert coding for low-power I/O, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.1, p.49-58, March 1995 [doi>10.1109/92.365453]
• 15: A. J. Stratakos. High-Efficiency Low-Voltage DC-DC Conversion for Portable Applications. Ph.D. thesis, University of California, Berkeley, Calif., 1998.
• 16: C. Svensson. Optimum voltage swing on on-chip and off-chip interconnect. IEEE Journal of Solid-State Circuits, 36(7):1108--12, July 2001.
• 17: Jean Walrand , Pravin Varaiya, High-performance communication networks (2nd ed.), Morgan Kaufmann Publishers Inc., San Francisco, CA, 1999
• 18: Neil H. E. Weste , Kamran Eshraghian, Principles of CMOS VLSI design: a systems perspective, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1985
• 19: Hui Zhang , Varghese George , Jan M. Rabaey, Low-string on-chip signaling techniques: effectiveness and robustness, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.3, p.264-272, June 2000 [doi>10.1109/92.845893]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.4 INPUT/OUTPUT AND DATA COMMUNICATIONS
      B.4.3 Interconnections (subsystems)

General Terms:
Design

Keywords:
low-power, networks-on-chip, systems-on-chip