Controller estimation for FPGA target architectures during high-level synthesis

ABSTRACT

In existing synthesis systems, the influence of the area and delay of the controller is not or not sufficiently taken into account. But the controller can have a big influence, especially, if a certain data-path realization requires a huge number of states and/or con trol signals. This paper presents a new approach on controller estimation during high-level synthesis for FPGA-based target architectures. The estimator, presented in this paper can be invoked after or during every synthesis-step, i.e. allocation, scheduling and binding, respectively. By considering the control ler influence on the overall area of a design, design space explo ration can be made more accurate and less error prone. We present an approach for estimating area of the controller based on information which are easily accessible during each step of high-level synthesis, so no explicit description of the controller, which usually will be generated after the binding, is necessary. This is particularly valuable in the allocation phase, where intensive design space explorations have to be done, based on fast and accurate estimates.

REFERENCES

• 1: Srinivas Katkoori , Ranga Vemuri, Accurate Resource Estimation Algorithms for Behavioral Synthesis, Proceedings of the Ninth Great Lakes Symposium on VLSI, p.338, March 04-06, 1999
• 2: Christian Legl , Bernd Wurth , Klaus Eckl, A Boolean approach to performance-directed technology mapping for LUT-based FPGA designs, Proceedings of the 33rd annual conference on Design automation, p.730-733, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240657]
• 3: Biswadip Mitra , Preeti Panda , P. Pal Chaudhuri, Estimating the Complexity of Synthesized Designs from FSM Specifications, IEEE Design & Test, v.10 n.1, p.30-35, January 1993 [doi>10.1109/54.199802]
• 4: Nadia Nedjah , Luiza de Macedo Mourelle, How Many CLBs Does Your Circuit Need to be Implemented?, Proceedings of the 12th International Workshop on Rapid System Prototyping, p.174, June 25-27, 2001
• 5: Ramachandran, F. J. Kurdahi: Incorporating the Controller Effects During Register Transfer Level Synthesis, European Design and Test Conference 1994.
• 6: Min Xu , Fadi Kurdahi, RTL Synthesis with Physical and Controller Information, Proceedings of the 1997 European conference on Design and Test, p.299, March 17-20, 1997

INDEX TERMS

Primary Classification:
  J. Computer Applications
  J.6 COMPUTER-AIDED ENGINEERING
      Subjects: Computer-aided design (CAD)

General Terms:
Design

Keywords:
FPGA, area estimation, controller, high-level synthesis